blob: 2eed8cb0c4ea5230feee624f7be42a04323258fc [file] [log] [blame]
/*
* Copyright (c) 2021, 2023 Arm Limited.
*
* SPDX-License-Identifier: MIT
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to
* deal in the Software without restriction, including without limitation the
* rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
* sell copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in all
* copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*/
#include <cstddef>
#include <cstdint>
#if __aarch64__ && defined(ARM_COMPUTE_ENABLE_SVE)
namespace arm_conv {
namespace depthwise {
void sve_fp32_nhwc_3x3_s1_output3x3_mla_depthfirst_indirect_impl(
const float *const *const input_ptrs,
float *const *const outptrs,
const void *params,
unsigned int n_channels,
const float activation_min,
const float activation_max
)
{
struct Args
{
float *const *outptrs;
const void *params;
const float min, max;
const float *inptrs[25];
Args(
const float *const *const input_ptrs,
float *const *const outptrs,
const void *const params,
const float min,
const float max
) : outptrs(outptrs), params(params), min(min), max(max)
{
inptrs[0] = input_ptrs[12];
inptrs[1] = input_ptrs[0];
inptrs[2] = input_ptrs[4];
inptrs[3] = input_ptrs[20];
inptrs[4] = input_ptrs[7];
inptrs[5] = input_ptrs[24];
inptrs[6] = input_ptrs[11];
inptrs[7] = input_ptrs[1];
inptrs[8] = input_ptrs[3];
inptrs[9] = input_ptrs[13];
inptrs[10] = input_ptrs[5];
inptrs[11] = input_ptrs[9];
inptrs[12] = input_ptrs[15];
inptrs[13] = input_ptrs[17];
inptrs[14] = input_ptrs[19];
inptrs[15] = input_ptrs[21];
inptrs[16] = input_ptrs[6];
inptrs[17] = input_ptrs[8];
inptrs[18] = input_ptrs[23];
inptrs[19] = input_ptrs[16];
inptrs[20] = input_ptrs[2];
inptrs[21] = input_ptrs[18];
inptrs[22] = input_ptrs[10];
inptrs[23] = input_ptrs[14];
inptrs[24] = input_ptrs[22];
}
};
Args params_struct(input_ptrs, outptrs, params,
activation_min, activation_max);
__asm__ __volatile__(
"ptrue p3.b\n"
"ldr x17, [%x[params_struct], %[offsetof_args_params]]\n"
"add x16, %x[params_struct], %[offsetof_Args_inptrs]\n"
"ld1w { z18.s }, p3/Z, [x17]\n"
"cntw x15\n"
"mov x14, #0x0\n"
"ld1w { z0.s }, p3/Z, [x17, #1, MUL VL]\n"
"ld1w { z1.s }, p3/Z, [x17, #2, MUL VL]\n"
"whilelt p2.s, XZR, %x[n_channels]\n"
"ld1w { z2.s }, p3/Z, [x17, #3, MUL VL]\n"
"ld1w { z3.s }, p3/Z, [x17, #4, MUL VL]\n"
"cmp x15, %x[n_channels]\n"
"ld1w { z4.s }, p3/Z, [x17, #5, MUL VL]\n"
"ld1w { z5.s }, p3/Z, [x17, #6, MUL VL]\n"
"sub x13, XZR, x15\n"
"ld1w { z6.s }, p3/Z, [x17, #7, MUL VL]\n"
"addvl x17, x17, #16\n"
"ldp x12, x11, [x16, #0x0]\n"
"ldp x10, x9, [x16, #0x10]\n"
"ldr x28, [x16, #0x20]\n"
"ldr x27, [%x[params_struct], %[offsetof_args_outptrs]]\n"
"ld1rw { z17.s }, p3/Z, [%x[params_struct], %[offsetof_args_min]]\n"
"ld1rw { z16.s }, p3/Z, [%x[params_struct], %[offsetof_args_max]]\n"
"ld1w { z7.s }, p3/Z, [x17, #-8, MUL VL]\n"
"ld1w { z8.s }, p3/Z, [x17, #-7, MUL VL]\n"
"ld1w { z9.s }, p2/Z, [x12, x14, LSL #2]\n"
"addvl x17, x17, #-6\n"
"ld1w { z10.s }, p2/Z, [x11, x14, LSL #2]\n"
"ld1w { z11.s }, p2/Z, [x10, x14, LSL #2]\n"
"ld1w { z12.s }, p2/Z, [x9, x14, LSL #2]\n"
"ld1w { z13.s }, p2/Z, [x28, x14, LSL #2]\n"
"bge 2f\n"
"1:" // Channel loop
"movprfx z23, z18\n fmla z23.s, p3/M, z8.s, z9.s\n"
"movprfx z24, z18\n fmla z24.s, p3/M, z7.s, z9.s\n"
"ldr x26, [x16, #0x30]\n"
"ldr x25, [x16, #0x38]\n"
"movprfx z25, z18\n fmla z25.s, p3/M, z6.s, z9.s\n"
"fmla z23.s, p3/M, z0.s, z10.s\n"
"ldr x24, [x16, #0x28]\n"
"ldr x11, [x16, #0x48]\n"
"fmla z24.s, p3/M, z4.s, z13.s\n"
"movprfx z26, z18\n fmla z26.s, p3/M, z5.s, z9.s\n"
"ldr x12, [x16, #0x40]\n"
"ld1w { z10.s }, p2/Z, [x11, x14, LSL #2]\n"
"movprfx z27, z18\n fmla z27.s, p3/M, z4.s, z9.s\n"
"movprfx z28, z18\n fmla z28.s, p3/M, z3.s, z9.s\n"
"ldr x10, [x16, #0x50]\n"
"ldr x9, [x16, #0x58]\n"
"fmla z25.s, p3/M, z2.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x26, x14, LSL #2]\n"
"movprfx z29, z18\n fmla z29.s, p3/M, z2.s, z9.s\n"
"ldr x28, [x16, #0x60]\n"
"fmla z23.s, p3/M, z5.s, z13.s\n"
"fmla z24.s, p3/M, z6.s, z11.s\n"
"ldr x26, [x16, #0x70]\n"
"ldr x11, [x16, #0x88]\n"
"movprfx z31, z18\n fmla z31.s, p3/M, z0.s, z9.s\n"
"fmla z25.s, p3/M, z3.s, z13.s\n"
"incw x13\n"
"mov p1.b, p2.b\n"
"fmla z26.s, p3/M, z2.s, z13.s\n"
"fmla z27.s, p3/M, z1.s, z13.s\n"
"ldr x23, [x27, #0x0]\n"
"whilelt p0.s, x15, %x[n_channels]\n"
"fmla z28.s, p3/M, z0.s, z13.s\n"
"ld1w { z13.s }, p2/Z, [x25, x14, LSL #2]\n"
"fmla z29.s, p3/M, z6.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x24, x14, LSL #2]\n"
"movprfx z30, z18\n fmla z30.s, p3/M, z1.s, z9.s\n"
"fmla z23.s, p3/M, z7.s, z11.s\n"
"ldr x24, [x16, #0x68]\n"
"ldr x25, [x16, #0x78]\n"
"fmla z24.s, p3/M, z0.s, z13.s\n"
"fmla z31.s, p3/M, z8.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x12, x14, LSL #2]\n"
"ldr x12, [x16, #0x80]\n"
"fmla z26.s, p3/M, z4.s, z11.s\n"
"fmla z27.s, p3/M, z3.s, z11.s\n"
"ldr x22, [x27, #0x8]\n"
"ldr x21, [x27, #0x10]\n"
"fmla z30.s, p3/M, z0.s, z11.s\n"
"fmla z28.s, p3/M, z4.s, z10.s\n"
"ldr x20, [x27, #0x18]\n"
"ld1w { z18.s }, p3/Z, [x17]\n"
"fmla z29.s, p3/M, z1.s, z11.s\n"
"fmla z23.s, p3/M, z1.s, z13.s\n"
"ld1w { z11.s }, p2/Z, [x10, x14, LSL #2]\n"
"ld1w { z13.s }, p2/Z, [x9, x14, LSL #2]\n"
"fmla z24.s, p3/M, z2.s, z12.s\n"
"fmla z25.s, p3/M, z1.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x28, x14, LSL #2]\n"
"ldr x10, [x16, #0x90]\n"
"fmla z27.s, p3/M, z5.s, z10.s\n"
"fmla z30.s, p3/M, z2.s, z10.s\n"
"ldr x28, [x16, #0xa0]\n"
"ldr x9, [x16, #0x98]\n"
"fmla z26.s, p3/M, z0.s, z11.s\n"
"fmla z28.s, p3/M, z2.s, z13.s\n"
"fmla z24.s, p3/M, z8.s, z10.s\n"
"fmla z25.s, p3/M, z7.s, z10.s\n"
"fmla z31.s, p3/M, z1.s, z10.s\n"
"fmla z29.s, p3/M, z3.s, z12.s\n"
"ld1w { z10.s }, p2/Z, [x24, x14, LSL #2]\n"
"ldr x24, [x16, #0xa8]\n"
"fmla z26.s, p3/M, z6.s, z12.s\n"
"fmla z27.s, p3/M, z7.s, z10.s\n"
"ld1w { z12.s }, p2/Z, [x12, x14, LSL #2]\n"
"ldr x12, [x16, #0xc0]\n"
"fmla z28.s, p3/M, z6.s, z10.s\n"
"fmla z30.s, p3/M, z4.s, z10.s\n"
"fmla z23.s, p3/M, z3.s, z11.s\n"
"fmla z25.s, p3/M, z5.s, z13.s\n"
"ld1w { z11.s }, p2/Z, [x26, x14, LSL #2]\n"
"ld1w { z13.s }, p2/Z, [x25, x14, LSL #2]\n"
"fmla z29.s, p3/M, z5.s, z10.s\n"
"fmla z31.s, p3/M, z3.s, z10.s\n"
"ldr x26, [x16, #0xb0]\n"
"ldr x25, [x16, #0xb8]\n"
"fmla z26.s, p3/M, z8.s, z10.s\n"
"fmla z28.s, p3/M, z8.s, z11.s\n"
"fmla z30.s, p3/M, z6.s, z13.s\n"
"fmla z24.s, p3/M, z3.s, z12.s\n"
"fmla z27.s, p3/M, z0.s, z12.s\n"
"fmla z31.s, p3/M, z5.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x11, x14, LSL #2]\n"
"fmla z29.s, p3/M, z7.s, z13.s\n"
"ld1w { z13.s }, p2/Z, [x10, x14, LSL #2]\n"
"fmla z23.s, p3/M, z4.s, z12.s\n"
"fmla z26.s, p3/M, z1.s, z12.s\n"
"fmla z24.s, p3/M, z5.s, z11.s\n"
"ld1w { z12.s }, p2/Z, [x9, x14, LSL #2]\n"
"fmla z25.s, p3/M, z4.s, z11.s\n"
"fmla z27.s, p3/M, z2.s, z11.s\n"
"fmla z28.s, p3/M, z1.s, z11.s\n"
"fmla z30.s, p3/M, z8.s, z13.s\n"
"ld1w { z11.s }, p2/Z, [x28, x14, LSL #2]\n"
"ldr x28, [x16, #0x20]\n"
"fmla z31.s, p3/M, z7.s, z13.s\n"
"ld1w { z13.s }, p2/Z, [x24, x14, LSL #2]\n"
"fmla z23.s, p3/M, z2.s, z11.s\n"
"fmla z26.s, p3/M, z7.s, z12.s\n"
"fmla z27.s, p3/M, z6.s, z12.s\n"
"fmla z29.s, p3/M, z4.s, z12.s\n"
"fmla z30.s, p3/M, z3.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x26, x14, LSL #2]\n"
"fmla z31.s, p3/M, z4.s, z13.s\n"
"fmla z24.s, p3/M, z1.s, z11.s\n"
"fmax z24.s, p3/M, z24.s, z17.s\n"
"fmin z24.s, p3/M, z24.s, z16.s\n"
"fmla z25.s, p3/M, z0.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x25, x14, LSL #2]\n"
"fmla z23.s, p3/M, z6.s, z12.s\n"
"fmax z23.s, p3/M, z23.s, z17.s\n"
"fmla z28.s, p3/M, z7.s, z13.s\n"
"fmla z30.s, p3/M, z5.s, z13.s\n"
"fmin z23.s, p3/M, z23.s, z16.s\n"
"st1w { z23.s }, p1, [x23, x13, LSL #2]\n"
"fmla z29.s, p3/M, z0.s, z12.s\n"
"fmla z31.s, p3/M, z2.s, z11.s\n"
"ldr x23, [x27, #0x20]\n"
"st1w { z24.s }, p1, [x22, x13, LSL #2]\n"
"fmla z27.s, p3/M, z8.s, z13.s\n"
"fmla z26.s, p3/M, z3.s, z12.s\n"
"ld1w { z13.s }, p2/Z, [x12, x14, LSL #2]\n"
"ldp x12, x11, [x16, #0x0]\n"
"fmla z25.s, p3/M, z8.s, z11.s\n"
"fmla z28.s, p3/M, z5.s, z11.s\n"
"ldp x10, x9, [x16, #0x10]\n"
"fmax z25.s, p3/M, z25.s, z17.s\n"
"fmla z29.s, p3/M, z8.s, z13.s\n"
"fmla z30.s, p3/M, z7.s, z13.s\n"
"fmax z26.s, p3/M, z26.s, z17.s\n"
"fmax z27.s, p3/M, z27.s, z17.s\n"
"fmla z31.s, p3/M, z6.s, z13.s\n"
"incw x14\n"
"ld1w { z9.s }, p0/Z, [x12, x15, LSL #2]\n"
"ld1w { z10.s }, p0/Z, [x11, x15, LSL #2]\n"
"ld1w { z11.s }, p0/Z, [x10, x15, LSL #2]\n"
"ld1w { z12.s }, p0/Z, [x9, x15, LSL #2]\n"
"fmin z25.s, p3/M, z25.s, z16.s\n"
"fmin z26.s, p3/M, z26.s, z16.s\n"
"ld1w { z13.s }, p0/Z, [x28, x15, LSL #2]\n"
"incw x15\n"
"fmin z27.s, p3/M, z27.s, z16.s\n"
"st1w { z25.s }, p1, [x21, x13, LSL #2]\n"
"fmax z28.s, p3/M, z28.s, z17.s\n"
"fmax z29.s, p3/M, z29.s, z17.s\n"
"st1w { z26.s }, p1, [x20, x13, LSL #2]\n"
"ldr x22, [x27, #0x28]\n"
"fmax z30.s, p3/M, z30.s, z17.s\n"
"fmax z31.s, p3/M, z31.s, z17.s\n"
"st1w { z27.s }, p1, [x23, x13, LSL #2]\n"
"ldr x21, [x27, #0x30]\n"
"ldr x20, [x27, #0x38]\n"
"ldr x23, [x27, #0x40]\n"
"whilelt p2.s, x14, %x[n_channels]\n"
"cmp x15, %x[n_channels]\n"
"ld1w { z0.s }, p3/Z, [x17, #1, MUL VL]\n"
"ld1w { z1.s }, p3/Z, [x17, #2, MUL VL]\n"
"fmin z28.s, p3/M, z28.s, z16.s\n"
"fmin z29.s, p3/M, z29.s, z16.s\n"
"ld1w { z2.s }, p3/Z, [x17, #3, MUL VL]\n"
"ld1w { z3.s }, p3/Z, [x17, #4, MUL VL]\n"
"fmin z30.s, p3/M, z30.s, z16.s\n"
"fmin z31.s, p3/M, z31.s, z16.s\n"
"ld1w { z4.s }, p3/Z, [x17, #5, MUL VL]\n"
"ld1w { z5.s }, p3/Z, [x17, #6, MUL VL]\n"
"st1w { z28.s }, p1, [x22, x13, LSL #2]\n"
"ld1w { z6.s }, p3/Z, [x17, #7, MUL VL]\n"
"addvl x17, x17, #16\n"
"st1w { z29.s }, p1, [x21, x13, LSL #2]\n"
"ld1w { z7.s }, p3/Z, [x17, #-8, MUL VL]\n"
"st1w { z30.s }, p1, [x20, x13, LSL #2]\n"
"ld1w { z8.s }, p3/Z, [x17, #-7, MUL VL]\n"
"addvl x17, x17, #-6\n"
"st1w { z31.s }, p1, [x23, x13, LSL #2]\n"
"blt 1b\n"
"2:" // Channel tail
"movprfx z23, z18\n fmla z23.s, p3/M, z8.s, z9.s\n"
"movprfx z24, z18\n fmla z24.s, p3/M, z7.s, z9.s\n"
"ldr x26, [x16, #0x30]\n"
"ldr x25, [x16, #0x38]\n"
"movprfx z25, z18\n fmla z25.s, p3/M, z6.s, z9.s\n"
"fmla z23.s, p3/M, z0.s, z10.s\n"
"ldr x24, [x16, #0x28]\n"
"ldr x11, [x16, #0x48]\n"
"fmla z24.s, p3/M, z4.s, z13.s\n"
"movprfx z26, z18\n fmla z26.s, p3/M, z5.s, z9.s\n"
"ldr x12, [x16, #0x40]\n"
"ld1w { z10.s }, p2/Z, [x11, x14, LSL #2]\n"
"movprfx z27, z18\n fmla z27.s, p3/M, z4.s, z9.s\n"
"movprfx z28, z18\n fmla z28.s, p3/M, z3.s, z9.s\n"
"ldr x10, [x16, #0x50]\n"
"ldr x9, [x16, #0x58]\n"
"fmla z25.s, p3/M, z2.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x26, x14, LSL #2]\n"
"movprfx z29, z18\n fmla z29.s, p3/M, z2.s, z9.s\n"
"ldr x28, [x16, #0x60]\n"
"fmla z23.s, p3/M, z5.s, z13.s\n"
"fmla z24.s, p3/M, z6.s, z11.s\n"
"ldr x26, [x16, #0x70]\n"
"ldr x11, [x16, #0x88]\n"
"movprfx z31, z18\n fmla z31.s, p3/M, z0.s, z9.s\n"
"fmla z25.s, p3/M, z3.s, z13.s\n"
"incw x13\n"
"mov p1.b, p2.b\n"
"fmla z26.s, p3/M, z2.s, z13.s\n"
"fmla z27.s, p3/M, z1.s, z13.s\n"
"ldr x23, [x27, #0x0]\n"
"ldr x22, [x27, #0x8]\n"
"fmla z28.s, p3/M, z0.s, z13.s\n"
"ld1w { z13.s }, p2/Z, [x25, x14, LSL #2]\n"
"fmla z29.s, p3/M, z6.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x24, x14, LSL #2]\n"
"movprfx z30, z18\n fmla z30.s, p3/M, z1.s, z9.s\n"
"fmla z23.s, p3/M, z7.s, z11.s\n"
"ldr x24, [x16, #0x68]\n"
"ldr x25, [x16, #0x78]\n"
"fmla z24.s, p3/M, z0.s, z13.s\n"
"fmla z31.s, p3/M, z8.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x12, x14, LSL #2]\n"
"ldr x12, [x16, #0x80]\n"
"fmla z26.s, p3/M, z4.s, z11.s\n"
"fmla z27.s, p3/M, z3.s, z11.s\n"
"ldr x21, [x27, #0x10]\n"
"ldr x20, [x27, #0x18]\n"
"fmla z30.s, p3/M, z0.s, z11.s\n"
"fmla z28.s, p3/M, z4.s, z10.s\n"
"fmla z29.s, p3/M, z1.s, z11.s\n"
"fmla z23.s, p3/M, z1.s, z13.s\n"
"ld1w { z11.s }, p2/Z, [x10, x14, LSL #2]\n"
"ld1w { z13.s }, p2/Z, [x9, x14, LSL #2]\n"
"fmla z24.s, p3/M, z2.s, z12.s\n"
"fmla z25.s, p3/M, z1.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x28, x14, LSL #2]\n"
"ldr x10, [x16, #0x90]\n"
"fmla z27.s, p3/M, z5.s, z10.s\n"
"fmla z30.s, p3/M, z2.s, z10.s\n"
"ldr x28, [x16, #0xa0]\n"
"ldr x9, [x16, #0x98]\n"
"fmla z26.s, p3/M, z0.s, z11.s\n"
"fmla z28.s, p3/M, z2.s, z13.s\n"
"fmla z24.s, p3/M, z8.s, z10.s\n"
"fmla z25.s, p3/M, z7.s, z10.s\n"
"fmla z31.s, p3/M, z1.s, z10.s\n"
"fmla z29.s, p3/M, z3.s, z12.s\n"
"ld1w { z10.s }, p2/Z, [x24, x14, LSL #2]\n"
"ldr x24, [x16, #0xa8]\n"
"fmla z26.s, p3/M, z6.s, z12.s\n"
"fmla z27.s, p3/M, z7.s, z10.s\n"
"ld1w { z12.s }, p2/Z, [x12, x14, LSL #2]\n"
"ldr x12, [x16, #0xc0]\n"
"fmla z28.s, p3/M, z6.s, z10.s\n"
"fmla z30.s, p3/M, z4.s, z10.s\n"
"fmla z23.s, p3/M, z3.s, z11.s\n"
"fmla z25.s, p3/M, z5.s, z13.s\n"
"ld1w { z11.s }, p2/Z, [x26, x14, LSL #2]\n"
"ld1w { z13.s }, p2/Z, [x25, x14, LSL #2]\n"
"fmla z29.s, p3/M, z5.s, z10.s\n"
"fmla z31.s, p3/M, z3.s, z10.s\n"
"ldr x26, [x16, #0xb0]\n"
"ldr x25, [x16, #0xb8]\n"
"fmla z26.s, p3/M, z8.s, z10.s\n"
"fmla z28.s, p3/M, z8.s, z11.s\n"
"fmla z30.s, p3/M, z6.s, z13.s\n"
"fmla z24.s, p3/M, z3.s, z12.s\n"
"fmla z27.s, p3/M, z0.s, z12.s\n"
"fmla z31.s, p3/M, z5.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x11, x14, LSL #2]\n"
"fmla z29.s, p3/M, z7.s, z13.s\n"
"ld1w { z13.s }, p2/Z, [x10, x14, LSL #2]\n"
"fmla z23.s, p3/M, z4.s, z12.s\n"
"fmla z26.s, p3/M, z1.s, z12.s\n"
"fmla z24.s, p3/M, z5.s, z11.s\n"
"ld1w { z12.s }, p2/Z, [x9, x14, LSL #2]\n"
"fmla z25.s, p3/M, z4.s, z11.s\n"
"fmla z27.s, p3/M, z2.s, z11.s\n"
"fmla z28.s, p3/M, z1.s, z11.s\n"
"fmla z30.s, p3/M, z8.s, z13.s\n"
"ld1w { z11.s }, p2/Z, [x28, x14, LSL #2]\n"
"fmla z31.s, p3/M, z7.s, z13.s\n"
"ld1w { z13.s }, p2/Z, [x24, x14, LSL #2]\n"
"fmla z23.s, p3/M, z2.s, z11.s\n"
"fmla z26.s, p3/M, z7.s, z12.s\n"
"fmla z27.s, p3/M, z6.s, z12.s\n"
"fmla z29.s, p3/M, z4.s, z12.s\n"
"fmla z30.s, p3/M, z3.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x26, x14, LSL #2]\n"
"fmla z31.s, p3/M, z4.s, z13.s\n"
"fmla z24.s, p3/M, z1.s, z11.s\n"
"fmax z24.s, p3/M, z24.s, z17.s\n"
"fmin z24.s, p3/M, z24.s, z16.s\n"
"fmla z25.s, p3/M, z0.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x25, x14, LSL #2]\n"
"fmla z23.s, p3/M, z6.s, z12.s\n"
"fmax z23.s, p3/M, z23.s, z17.s\n"
"fmla z28.s, p3/M, z7.s, z13.s\n"
"fmla z30.s, p3/M, z5.s, z13.s\n"
"fmin z23.s, p3/M, z23.s, z16.s\n"
"st1w { z23.s }, p1, [x23, x13, LSL #2]\n"
"fmla z29.s, p3/M, z0.s, z12.s\n"
"fmla z31.s, p3/M, z2.s, z11.s\n"
"ldr x23, [x27, #0x20]\n"
"st1w { z24.s }, p1, [x22, x13, LSL #2]\n"
"fmla z27.s, p3/M, z8.s, z13.s\n"
"fmla z26.s, p3/M, z3.s, z12.s\n"
"ld1w { z13.s }, p2/Z, [x12, x14, LSL #2]\n"
"fmax z26.s, p3/M, z26.s, z17.s\n"
"fmla z25.s, p3/M, z8.s, z11.s\n"
"fmla z28.s, p3/M, z5.s, z11.s\n"
"fmax z25.s, p3/M, z25.s, z17.s\n"
"fmax z27.s, p3/M, z27.s, z17.s\n"
"fmla z29.s, p3/M, z8.s, z13.s\n"
"fmla z30.s, p3/M, z7.s, z13.s\n"
"fmin z25.s, p3/M, z25.s, z16.s\n"
"fmin z26.s, p3/M, z26.s, z16.s\n"
"fmla z31.s, p3/M, z6.s, z13.s\n"
"fmin z27.s, p3/M, z27.s, z16.s\n"
"fmax z28.s, p3/M, z28.s, z17.s\n"
"st1w { z25.s }, p1, [x21, x13, LSL #2]\n"
"fmax z29.s, p3/M, z29.s, z17.s\n"
"fmax z30.s, p3/M, z30.s, z17.s\n"
"st1w { z26.s }, p1, [x20, x13, LSL #2]\n"
"ldr x22, [x27, #0x28]\n"
"fmax z31.s, p3/M, z31.s, z17.s\n"
"st1w { z27.s }, p1, [x23, x13, LSL #2]\n"
"ldr x21, [x27, #0x30]\n"
"ldr x20, [x27, #0x38]\n"
"ldr x23, [x27, #0x40]\n"
"fmin z28.s, p3/M, z28.s, z16.s\n"
"fmin z29.s, p3/M, z29.s, z16.s\n"
"st1w { z28.s }, p1, [x22, x13, LSL #2]\n"
"fmin z30.s, p3/M, z30.s, z16.s\n"
"fmin z31.s, p3/M, z31.s, z16.s\n"
"st1w { z29.s }, p1, [x21, x13, LSL #2]\n"
"st1w { z30.s }, p1, [x20, x13, LSL #2]\n"
"st1w { z31.s }, p1, [x23, x13, LSL #2]\n"
:
: [n_channels] "r" ((unsigned long) n_channels), [offsetof_Args_inptrs] "I" (offsetof(Args, inptrs)), [offsetof_args_max] "I" (offsetof(Args, max)), [offsetof_args_min] "I" (offsetof(Args, min)), [offsetof_args_outptrs] "I" (offsetof(Args, outptrs)), [offsetof_args_params] "I" (offsetof(Args, params)), [params_struct] "r" (&params_struct)
: "cc", "memory", "p0", "p1", "p2", "p3", "x9", "x10", "x11", "x12", "x13", "x14", "x15", "x16", "x17", "x20", "x21", "x22", "x23", "x24", "x25", "x26", "x27", "x28", "z0", "z1", "z2", "z3", "z4", "z5", "z6", "z7", "z8", "z9", "z10", "z11", "z12", "z13", "z16", "z17", "z18", "z23", "z24", "z25", "z26", "z27", "z28", "z29", "z30", "z31"
);
}
} // namespace depthwise
} // namespace arm_conv
#endif // __aarch64__ && defined(ARM_COMPUTE_ENABLE_SVE)