blob: 1c358cfc10c5c01fa5b5bfcc65d4e5904f830a9e [file] [log] [blame]
Pablo Telloe86a09f2018-01-11 15:44:48 +00001/*******************************************************************************
2 * Copyright (c) 2008-2017 The Khronos Group Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and/or associated documentation files (the
6 * "Materials"), to deal in the Materials without restriction, including
7 * without limitation the rights to use, copy, modify, merge, publish,
8 * distribute, sublicense, and/or sell copies of the Materials, and to
9 * permit persons to whom the Materials are furnished to do so, subject to
10 * the following conditions:
11 *
12 * The above copyright notice and this permission notice shall be included
13 * in all copies or substantial portions of the Materials.
14 *
15 * MODIFICATIONS TO THIS FILE MAY MEAN IT NO LONGER ACCURATELY REFLECTS
16 * KHRONOS STANDARDS. THE UNMODIFIED, NORMATIVE VERSIONS OF KHRONOS
17 * SPECIFICATIONS AND HEADER INFORMATION ARE LOCATED AT
18 * https://www.khronos.org/registry/
19 *
20 * THE MATERIALS ARE PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
21 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
22 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
23 * IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY
24 * CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
25 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
26 * MATERIALS OR THE USE OR OTHER DEALINGS IN THE MATERIALS.
27 ******************************************************************************/
28/*****************************************************************************\
29
30Copyright (c) 2013-2017 Intel Corporation All Rights Reserved.
31
32THESE MATERIALS ARE PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
33"AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
34LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
35A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL INTEL OR ITS
36CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
37EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
38PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
39PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
40OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY OR TORT (INCLUDING
41NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THESE
42MATERIALS, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
43
44File Name: cl_ext_intel.h
45
46Abstract:
47
48Notes:
49
50\*****************************************************************************/
51
52#ifndef __CL_EXT_INTEL_H
53#define __CL_EXT_INTEL_H
54
55#ifdef __APPLE__
56 #include <OpenCL/cl.h>
57 #include <OpenCL/cl_platform.h>
58#else
59 #include <CL/cl.h>
60 #include <CL/cl_platform.h>
61#endif
62
63#ifdef __cplusplus
64extern "C" {
65#endif
66
67/***************************************
68* cl_intel_thread_local_exec extension *
69****************************************/
70
71#define cl_intel_thread_local_exec 1
72
73#define CL_QUEUE_THREAD_LOCAL_EXEC_ENABLE_INTEL (((cl_bitfield)1) << 31)
74
75/***********************************************
76* cl_intel_device_partition_by_names extension *
77************************************************/
78
79#define cl_intel_device_partition_by_names 1
80
81#define CL_DEVICE_PARTITION_BY_NAMES_INTEL 0x4052
82#define CL_PARTITION_BY_NAMES_LIST_END_INTEL -1
83
84/************************************************
85* cl_intel_accelerator extension *
86* cl_intel_motion_estimation extension *
87* cl_intel_advanced_motion_estimation extension *
88*************************************************/
89
90#define cl_intel_accelerator 1
91#define cl_intel_motion_estimation 1
92#define cl_intel_advanced_motion_estimation 1
93
94typedef struct _cl_accelerator_intel* cl_accelerator_intel;
95typedef cl_uint cl_accelerator_type_intel;
96typedef cl_uint cl_accelerator_info_intel;
97
98typedef struct _cl_motion_estimation_desc_intel {
99 cl_uint mb_block_type;
100 cl_uint subpixel_mode;
101 cl_uint sad_adjust_mode;
102 cl_uint search_path_type;
103} cl_motion_estimation_desc_intel;
104
105/* error codes */
106#define CL_INVALID_ACCELERATOR_INTEL -1094
107#define CL_INVALID_ACCELERATOR_TYPE_INTEL -1095
108#define CL_INVALID_ACCELERATOR_DESCRIPTOR_INTEL -1096
109#define CL_ACCELERATOR_TYPE_NOT_SUPPORTED_INTEL -1097
110
111/* cl_accelerator_type_intel */
112#define CL_ACCELERATOR_TYPE_MOTION_ESTIMATION_INTEL 0x0
113
114/* cl_accelerator_info_intel */
115#define CL_ACCELERATOR_DESCRIPTOR_INTEL 0x4090
116#define CL_ACCELERATOR_REFERENCE_COUNT_INTEL 0x4091
117#define CL_ACCELERATOR_CONTEXT_INTEL 0x4092
118#define CL_ACCELERATOR_TYPE_INTEL 0x4093
119
120/* cl_motion_detect_desc_intel flags */
121#define CL_ME_MB_TYPE_16x16_INTEL 0x0
122#define CL_ME_MB_TYPE_8x8_INTEL 0x1
123#define CL_ME_MB_TYPE_4x4_INTEL 0x2
124
125#define CL_ME_SUBPIXEL_MODE_INTEGER_INTEL 0x0
126#define CL_ME_SUBPIXEL_MODE_HPEL_INTEL 0x1
127#define CL_ME_SUBPIXEL_MODE_QPEL_INTEL 0x2
128
129#define CL_ME_SAD_ADJUST_MODE_NONE_INTEL 0x0
130#define CL_ME_SAD_ADJUST_MODE_HAAR_INTEL 0x1
131
132#define CL_ME_SEARCH_PATH_RADIUS_2_2_INTEL 0x0
133#define CL_ME_SEARCH_PATH_RADIUS_4_4_INTEL 0x1
134#define CL_ME_SEARCH_PATH_RADIUS_16_12_INTEL 0x5
135
136#define CL_ME_SKIP_BLOCK_TYPE_16x16_INTEL 0x0
137#define CL_ME_CHROMA_INTRA_PREDICT_ENABLED_INTEL 0x1
138#define CL_ME_LUMA_INTRA_PREDICT_ENABLED_INTEL 0x2
139#define CL_ME_SKIP_BLOCK_TYPE_8x8_INTEL 0x4
140
141#define CL_ME_FORWARD_INPUT_MODE_INTEL 0x1
142#define CL_ME_BACKWARD_INPUT_MODE_INTEL 0x2
143#define CL_ME_BIDIRECTION_INPUT_MODE_INTEL 0x3
144
145#define CL_ME_BIDIR_WEIGHT_QUARTER_INTEL 16
146#define CL_ME_BIDIR_WEIGHT_THIRD_INTEL 21
147#define CL_ME_BIDIR_WEIGHT_HALF_INTEL 32
148#define CL_ME_BIDIR_WEIGHT_TWO_THIRD_INTEL 43
149#define CL_ME_BIDIR_WEIGHT_THREE_QUARTER_INTEL 48
150
151#define CL_ME_COST_PENALTY_NONE_INTEL 0x0
152#define CL_ME_COST_PENALTY_LOW_INTEL 0x1
153#define CL_ME_COST_PENALTY_NORMAL_INTEL 0x2
154#define CL_ME_COST_PENALTY_HIGH_INTEL 0x3
155
156#define CL_ME_COST_PRECISION_QPEL_INTEL 0x0
157#define CL_ME_COST_PRECISION_HPEL_INTEL 0x1
158#define CL_ME_COST_PRECISION_PEL_INTEL 0x2
159#define CL_ME_COST_PRECISION_DPEL_INTEL 0x3
160
161#define CL_ME_LUMA_PREDICTOR_MODE_VERTICAL_INTEL 0x0
162#define CL_ME_LUMA_PREDICTOR_MODE_HORIZONTAL_INTEL 0x1
163#define CL_ME_LUMA_PREDICTOR_MODE_DC_INTEL 0x2
164#define CL_ME_LUMA_PREDICTOR_MODE_DIAGONAL_DOWN_LEFT_INTEL 0x3
165
166#define CL_ME_LUMA_PREDICTOR_MODE_DIAGONAL_DOWN_RIGHT_INTEL 0x4
167#define CL_ME_LUMA_PREDICTOR_MODE_PLANE_INTEL 0x4
168#define CL_ME_LUMA_PREDICTOR_MODE_VERTICAL_RIGHT_INTEL 0x5
169#define CL_ME_LUMA_PREDICTOR_MODE_HORIZONTAL_DOWN_INTEL 0x6
170#define CL_ME_LUMA_PREDICTOR_MODE_VERTICAL_LEFT_INTEL 0x7
171#define CL_ME_LUMA_PREDICTOR_MODE_HORIZONTAL_UP_INTEL 0x8
172
173#define CL_ME_CHROMA_PREDICTOR_MODE_DC_INTEL 0x0
174#define CL_ME_CHROMA_PREDICTOR_MODE_HORIZONTAL_INTEL 0x1
175#define CL_ME_CHROMA_PREDICTOR_MODE_VERTICAL_INTEL 0x2
176#define CL_ME_CHROMA_PREDICTOR_MODE_PLANE_INTEL 0x3
177
178/* cl_device_info */
179#define CL_DEVICE_ME_VERSION_INTEL 0x407E
180
181#define CL_ME_VERSION_LEGACY_INTEL 0x0
182#define CL_ME_VERSION_ADVANCED_VER_1_INTEL 0x1
183#define CL_ME_VERSION_ADVANCED_VER_2_INTEL 0x2
184
185extern CL_API_ENTRY cl_accelerator_intel CL_API_CALL
186clCreateAcceleratorINTEL(
187 cl_context /* context */,
188 cl_accelerator_type_intel /* accelerator_type */,
189 size_t /* descriptor_size */,
190 const void* /* descriptor */,
191 cl_int* /* errcode_ret */) CL_EXT_SUFFIX__VERSION_1_2;
192
193typedef CL_API_ENTRY cl_accelerator_intel (CL_API_CALL *clCreateAcceleratorINTEL_fn)(
194 cl_context /* context */,
195 cl_accelerator_type_intel /* accelerator_type */,
196 size_t /* descriptor_size */,
197 const void* /* descriptor */,
198 cl_int* /* errcode_ret */) CL_EXT_SUFFIX__VERSION_1_2;
199
200extern CL_API_ENTRY cl_int CL_API_CALL
201clGetAcceleratorInfoINTEL(
202 cl_accelerator_intel /* accelerator */,
203 cl_accelerator_info_intel /* param_name */,
204 size_t /* param_value_size */,
205 void* /* param_value */,
206 size_t* /* param_value_size_ret */) CL_EXT_SUFFIX__VERSION_1_2;
207
208typedef CL_API_ENTRY cl_int (CL_API_CALL *clGetAcceleratorInfoINTEL_fn)(
209 cl_accelerator_intel /* accelerator */,
210 cl_accelerator_info_intel /* param_name */,
211 size_t /* param_value_size */,
212 void* /* param_value */,
213 size_t* /* param_value_size_ret */) CL_EXT_SUFFIX__VERSION_1_2;
214
215extern CL_API_ENTRY cl_int CL_API_CALL
216clRetainAcceleratorINTEL(
217 cl_accelerator_intel /* accelerator */) CL_EXT_SUFFIX__VERSION_1_2;
218
219typedef CL_API_ENTRY cl_int (CL_API_CALL *clRetainAcceleratorINTEL_fn)(
220 cl_accelerator_intel /* accelerator */) CL_EXT_SUFFIX__VERSION_1_2;
221
222extern CL_API_ENTRY cl_int CL_API_CALL
223clReleaseAcceleratorINTEL(
224 cl_accelerator_intel /* accelerator */) CL_EXT_SUFFIX__VERSION_1_2;
225
226typedef CL_API_ENTRY cl_int (CL_API_CALL *clReleaseAcceleratorINTEL_fn)(
227 cl_accelerator_intel /* accelerator */) CL_EXT_SUFFIX__VERSION_1_2;
228
229/******************************************
230* cl_intel_simultaneous_sharing extension *
231*******************************************/
232
233#define cl_intel_simultaneous_sharing 1
234
235#define CL_DEVICE_SIMULTANEOUS_INTEROPS_INTEL 0x4104
236#define CL_DEVICE_NUM_SIMULTANEOUS_INTEROPS_INTEL 0x4105
237
238/***********************************
239* cl_intel_egl_image_yuv extension *
240************************************/
241
242#define cl_intel_egl_image_yuv 1
243
244#define CL_EGL_YUV_PLANE_INTEL 0x4107
245
246/********************************
247* cl_intel_packed_yuv extension *
248*********************************/
249
250#define cl_intel_packed_yuv 1
251
252#define CL_YUYV_INTEL 0x4076
253#define CL_UYVY_INTEL 0x4077
254#define CL_YVYU_INTEL 0x4078
255#define CL_VYUY_INTEL 0x4079
256
257/********************************************
258* cl_intel_required_subgroup_size extension *
259*********************************************/
260
261#define cl_intel_required_subgroup_size 1
262
263#define CL_DEVICE_SUB_GROUP_SIZES_INTEL 0x4108
264#define CL_KERNEL_SPILL_MEM_SIZE_INTEL 0x4109
265#define CL_KERNEL_COMPILE_SUB_GROUP_SIZE_INTEL 0x410A
266
267/****************************************
268* cl_intel_driver_diagnostics extension *
269*****************************************/
270
271#define cl_intel_driver_diagnostics 1
272
273typedef cl_uint cl_diagnostics_verbose_level;
274
275#define CL_CONTEXT_SHOW_DIAGNOSTICS_INTEL 0x4106
276
277#define CL_CONTEXT_DIAGNOSTICS_LEVEL_ALL_INTEL ( 0xff )
278#define CL_CONTEXT_DIAGNOSTICS_LEVEL_GOOD_INTEL ( 1 )
279#define CL_CONTEXT_DIAGNOSTICS_LEVEL_BAD_INTEL ( 1 << 1 )
280#define CL_CONTEXT_DIAGNOSTICS_LEVEL_NEUTRAL_INTEL ( 1 << 2 )
281
282/********************************
283* cl_intel_planar_yuv extension *
284*********************************/
285
286#define CL_NV12_INTEL 0x410E
287
288#define CL_MEM_NO_ACCESS_INTEL ( 1 << 24 )
289#define CL_MEM_ACCESS_FLAGS_UNRESTRICTED_INTEL ( 1 << 25 )
290
291#define CL_DEVICE_PLANAR_YUV_MAX_WIDTH_INTEL 0x417E
292#define CL_DEVICE_PLANAR_YUV_MAX_HEIGHT_INTEL 0x417F
293
294/*******************************************************
295* cl_intel_device_side_avc_motion_estimation extension *
296********************************************************/
297
298#define CL_DEVICE_AVC_ME_VERSION_INTEL 0x410B
299#define CL_DEVICE_AVC_ME_SUPPORTS_TEXTURE_SAMPLER_USE_INTEL 0x410C
300#define CL_DEVICE_AVC_ME_SUPPORTS_PREEMPTION_INTEL 0x410D
301
302#define CL_AVC_ME_VERSION_0_INTEL 0x0; // No support.
303#define CL_AVC_ME_VERSION_1_INTEL 0x1; // First supported version.
304
305#define CL_AVC_ME_MAJOR_16x16_INTEL 0x0
306#define CL_AVC_ME_MAJOR_16x8_INTEL 0x1
307#define CL_AVC_ME_MAJOR_8x16_INTEL 0x2
308#define CL_AVC_ME_MAJOR_8x8_INTEL 0x3
309
310#define CL_AVC_ME_MINOR_8x8_INTEL 0x0
311#define CL_AVC_ME_MINOR_8x4_INTEL 0x1
312#define CL_AVC_ME_MINOR_4x8_INTEL 0x2
313#define CL_AVC_ME_MINOR_4x4_INTEL 0x3
314
315#define CL_AVC_ME_MAJOR_FORWARD_INTEL 0x0
316#define CL_AVC_ME_MAJOR_BACKWARD_INTEL 0x1
317#define CL_AVC_ME_MAJOR_BIDIRECTIONAL_INTEL 0x2
318
319#define CL_AVC_ME_PARTITION_MASK_ALL_INTEL 0x0
320#define CL_AVC_ME_PARTITION_MASK_16x16_INTEL 0x7E
321#define CL_AVC_ME_PARTITION_MASK_16x8_INTEL 0x7D
322#define CL_AVC_ME_PARTITION_MASK_8x16_INTEL 0x7B
323#define CL_AVC_ME_PARTITION_MASK_8x8_INTEL 0x77
324#define CL_AVC_ME_PARTITION_MASK_8x4_INTEL 0x6F
325#define CL_AVC_ME_PARTITION_MASK_4x8_INTEL 0x5F
326#define CL_AVC_ME_PARTITION_MASK_4x4_INTEL 0x3F
327
328#define CL_AVC_ME_SEARCH_WINDOW_EXHAUSTIVE_INTEL 0x0
329#define CL_AVC_ME_SEARCH_WINDOW_SMALL_INTEL 0x1
330#define CL_AVC_ME_SEARCH_WINDOW_TINY_INTEL 0x2
331#define CL_AVC_ME_SEARCH_WINDOW_EXTRA_TINY_INTEL 0x3
332#define CL_AVC_ME_SEARCH_WINDOW_DIAMOND_INTEL 0x4
333#define CL_AVC_ME_SEARCH_WINDOW_LARGE_DIAMOND_INTEL 0x5
334#define CL_AVC_ME_SEARCH_WINDOW_RESERVED0_INTEL 0x6
335#define CL_AVC_ME_SEARCH_WINDOW_RESERVED1_INTEL 0x7
336#define CL_AVC_ME_SEARCH_WINDOW_CUSTOM_INTEL 0x8
337#define CL_AVC_ME_SEARCH_WINDOW_16x12_RADIUS_INTEL 0x9
338#define CL_AVC_ME_SEARCH_WINDOW_4x4_RADIUS_INTEL 0x2
339#define CL_AVC_ME_SEARCH_WINDOW_2x2_RADIUS_INTEL 0xa
340
341#define CL_AVC_ME_SAD_ADJUST_MODE_NONE_INTEL 0x0
342#define CL_AVC_ME_SAD_ADJUST_MODE_HAAR_INTEL 0x2
343
344#define CL_AVC_ME_SUBPIXEL_MODE_INTEGER_INTEL 0x0
345#define CL_AVC_ME_SUBPIXEL_MODE_HPEL_INTEL 0x1
346#define CL_AVC_ME_SUBPIXEL_MODE_QPEL_INTEL 0x3
347
348#define CL_AVC_ME_COST_PRECISION_QPEL_INTEL 0x0
349#define CL_AVC_ME_COST_PRECISION_HPEL_INTEL 0x1
350#define CL_AVC_ME_COST_PRECISION_PEL_INTEL 0x2
351#define CL_AVC_ME_COST_PRECISION_DPEL_INTEL 0x3
352
353#define CL_AVC_ME_BIDIR_WEIGHT_QUARTER_INTEL 0x10
354#define CL_AVC_ME_BIDIR_WEIGHT_THIRD_INTEL 0x15
355#define CL_AVC_ME_BIDIR_WEIGHT_HALF_INTEL 0x20
356#define CL_AVC_ME_BIDIR_WEIGHT_TWO_THIRD_INTEL 0x2B
357#define CL_AVC_ME_BIDIR_WEIGHT_THREE_QUARTER_INTEL 0x30
358
359#define CL_AVC_ME_BORDER_REACHED_LEFT_INTEL 0x0
360#define CL_AVC_ME_BORDER_REACHED_RIGHT_INTEL 0x2
361#define CL_AVC_ME_BORDER_REACHED_TOP_INTEL 0x4
362#define CL_AVC_ME_BORDER_REACHED_BOTTOM_INTEL 0x8
363
364#define CL_AVC_ME_SKIP_BLOCK_PARTITION_16x16_INTEL 0x0
365#define CL_AVC_ME_SKIP_BLOCK_PARTITION_8x8_INTEL 0x4000
366
367#define CL_AVC_ME_SKIP_BLOCK_16x16_FORWARD_ENABLE_INTEL ( 0x1 << 24 )
368#define CL_AVC_ME_SKIP_BLOCK_16x16_BACKWARD_ENABLE_INTEL ( 0x2 << 24 )
369#define CL_AVC_ME_SKIP_BLOCK_16x16_DUAL_ENABLE_INTEL ( 0x3 << 24 )
370#define CL_AVC_ME_SKIP_BLOCK_8x8_FORWARD_ENABLE_INTEL ( 0x55 << 24 )
371#define CL_AVC_ME_SKIP_BLOCK_8x8_BACKWARD_ENABLE_INTEL ( 0xAA << 24 )
372#define CL_AVC_ME_SKIP_BLOCK_8x8_DUAL_ENABLE_INTEL ( 0xFF << 24 )
373#define CL_AVC_ME_SKIP_BLOCK_8x8_0_FORWARD_ENABLE_INTEL ( 0x1 << 24 )
374#define CL_AVC_ME_SKIP_BLOCK_8x8_0_BACKWARD_ENABLE_INTEL ( 0x2 << 24 )
375#define CL_AVC_ME_SKIP_BLOCK_8x8_1_FORWARD_ENABLE_INTEL ( 0x1 << 26 )
376#define CL_AVC_ME_SKIP_BLOCK_8x8_1_BACKWARD_ENABLE_INTEL ( 0x2 << 26 )
377#define CL_AVC_ME_SKIP_BLOCK_8x8_2_FORWARD_ENABLE_INTEL ( 0x1 << 28 )
378#define CL_AVC_ME_SKIP_BLOCK_8x8_2_BACKWARD_ENABLE_INTEL ( 0x2 << 28 )
379#define CL_AVC_ME_SKIP_BLOCK_8x8_3_FORWARD_ENABLE_INTEL ( 0x1 << 30 )
380#define CL_AVC_ME_SKIP_BLOCK_8x8_3_BACKWARD_ENABLE_INTEL ( 0x2 << 30 )
381
382#define CL_AVC_ME_BLOCK_BASED_SKIP_4x4_INTEL 0x00
383#define CL_AVC_ME_BLOCK_BASED_SKIP_8x8_INTEL 0x80
384
385#define CL_AVC_ME_INTRA_16x16_INTEL 0x0
386#define CL_AVC_ME_INTRA_8x8_INTEL 0x1
387#define CL_AVC_ME_INTRA_4x4_INTEL 0x2
388
389#define CL_AVC_ME_INTRA_LUMA_PARTITION_MASK_16x16_INTEL 0x6
390#define CL_AVC_ME_INTRA_LUMA_PARTITION_MASK_8x8_INTEL 0x5
391#define CL_AVC_ME_INTRA_LUMA_PARTITION_MASK_4x4_INTEL 0x3
392
393#define CL_AVC_ME_INTRA_NEIGHBOR_LEFT_MASK_ENABLE_INTEL 0x60
394#define CL_AVC_ME_INTRA_NEIGHBOR_UPPER_MASK_ENABLE_INTEL 0x10
395#define CL_AVC_ME_INTRA_NEIGHBOR_UPPER_RIGHT_MASK_ENABLE_INTEL 0x8
396#define CL_AVC_ME_INTRA_NEIGHBOR_UPPER_LEFT_MASK_ENABLE_INTEL 0x4
397
398#define CL_AVC_ME_LUMA_PREDICTOR_MODE_VERTICAL_INTEL 0x0
399#define CL_AVC_ME_LUMA_PREDICTOR_MODE_HORIZONTAL_INTEL 0x1
400#define CL_AVC_ME_LUMA_PREDICTOR_MODE_DC_INTEL 0x2
401#define CL_AVC_ME_LUMA_PREDICTOR_MODE_DIAGONAL_DOWN_LEFT_INTEL 0x3
402#define CL_AVC_ME_LUMA_PREDICTOR_MODE_DIAGONAL_DOWN_RIGHT_INTEL 0x4
403#define CL_AVC_ME_LUMA_PREDICTOR_MODE_PLANE_INTEL 0x4
404#define CL_AVC_ME_LUMA_PREDICTOR_MODE_VERTICAL_RIGHT_INTEL 0x5
405#define CL_AVC_ME_LUMA_PREDICTOR_MODE_HORIZONTAL_DOWN_INTEL 0x6
406#define CL_AVC_ME_LUMA_PREDICTOR_MODE_VERTICAL_LEFT_INTEL 0x7
407#define CL_AVC_ME_LUMA_PREDICTOR_MODE_HORIZONTAL_UP_INTEL 0x8
408#define CL_AVC_ME_CHROMA_PREDICTOR_MODE_DC_INTEL 0x0
409#define CL_AVC_ME_CHROMA_PREDICTOR_MODE_HORIZONTAL_INTEL 0x1
410#define CL_AVC_ME_CHROMA_PREDICTOR_MODE_VERTICAL_INTEL 0x2
411#define CL_AVC_ME_CHROMA_PREDICTOR_MODE_PLANE_INTEL 0x3
412
413#define CL_AVC_ME_FRAME_FORWARD_INTEL 0x1
414#define CL_AVC_ME_FRAME_BACKWARD_INTEL 0x2
415#define CL_AVC_ME_FRAME_DUAL_INTEL 0x3
416
417#define CL_AVC_ME_SLICE_TYPE_PRED_INTEL 0x0
418#define CL_AVC_ME_SLICE_TYPE_BPRED_INTEL 0x1
419#define CL_AVC_ME_SLICE_TYPE_INTRA_INTEL 0x2
420
421#define CL_AVC_ME_INTERLACED_SCAN_TOP_FIELD_INTEL 0x0
422#define CL_AVC_ME_INTERLACED_SCAN_BOTTOM_FIELD_INTEL 0x1
423
424#ifdef __cplusplus
425}
426#endif
427
428#endif /* __CL_EXT_INTEL_H */
429