blob: af89c2464ff2b9e728a7672115be663d68a9c8b5 [file] [log] [blame]
Georgios Pinitas61ba0692021-01-10 04:07:39 +00001/*
2 * Copyright (c) 2017-2021 Arm Limited.
3 *
4 * SPDX-License-Identifier: MIT
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to
8 * deal in the Software without restriction, including without limitation the
9 * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
10 * sell copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in all
14 * copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
19 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
22 * SOFTWARE.
23 */
24
25#ifndef ARM_COMPUTE_CPU_CONCATENATEDEPTH_KERNEL_H
26#define ARM_COMPUTE_CPU_CONCATENATEDEPTH_KERNEL_H
27
28#include "src/core/common/Macros.h"
29#include "src/core/cpu/ICpuKernel.h"
30
31namespace arm_compute
32{
33// Forward declarations
34class ITensor;
35
36namespace cpu
37{
38namespace kernels
39{
40/** Interface for the depth concatenate kernel.
41 * The input tensor will be concatenated into the output tensor.
42 */
43class CpuConcatenateDepthKernel : public ICpuKernel
44{
45public:
46 CpuConcatenateDepthKernel();
47 ARM_COMPUTE_DISALLOW_COPY_ALLOW_MOVE(CpuConcatenateDepthKernel);
48 /** Configure kernel for a given list of arguments
49 *
50 * @param[in] src Source tensor info. Data types supported: QASYMM8/QASYMM8_SIGNED/F16/F32.
51 * @param[in] depth_offset The offset on the Z axis.
52 * @param[in,out] dst Destination tensor info. Data types supported: Same as @p src.
53 *
54 * @note: The output tensor's low two dimensions can't be smaller than the input one's.
55 * @note: The gaps between the two lowest dimensions of input and output need to be divisible by 2.
56 *
57 */
58 void configure(const ITensorInfo *src, unsigned int depth_offset, ITensorInfo *dst);
59 /** Static function to check if given info will lead to a valid configuration of @ref CpuConcatenateDepthKernel
60 *
61 * @param[in] src Source tensor info. Data types supported: QASYMM8/QASYMM8_SIGNED/F16/F32.
62 * @param[in] depth_offset The offset on the Z axis.
63 * @param[in] dst Destination tensor info. Data types supported: Same as @p src.
64 *
65 * @return a status
66 */
67 static Status validate(const ITensorInfo *src, unsigned int depth_offset, const ITensorInfo *dst);
68
69 // Inherited methods overridden:
70 void run_op(ITensorPack &tensors, const Window &window, const ThreadInfo &info) override;
71 const char *name() const override;
72
73private:
74 using DepthConcatFunction = void(const ITensor *, ITensor *, unsigned int, const Window &);
75
76private:
77 DepthConcatFunction *_func;
78 unsigned int _depth_offset;
79};
80} // namespace kernels
81} // namespace cpu
82} // namespace arm_compute
83#endif /* ARM_COMPUTE_CPU_CONCATENATEDEPTH_KERNEL_H */