blob: a1fc00ea8928d8406bf9b66da65526bf841bcaf1 [file] [log] [blame]
Michele Di Giorgio5b6904b2018-01-29 12:24:14 +00001/*
Anthony Barbier5f707732018-07-03 16:22:02 +01002 * Copyright (c) 2017 ARM Limited.
Michele Di Giorgio5b6904b2018-01-29 12:24:14 +00003 *
4 * SPDX-License-Identifier: MIT
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to
8 * deal in the Software without restriction, including without limitation the
9 * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
10 * sell copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in all
14 * copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
19 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
22 * SOFTWARE.
23 */
Pablo Telloeb82fd22018-02-23 13:43:50 +000024
Michele Di Giorgio5b6904b2018-01-29 12:24:14 +000025#pragma once
26
Georgios Pinitas421405b2018-10-26 19:05:32 +010027#ifdef __ARM_FEATURE_SVE
28#include <arm_sve.h>
29#endif
30
Pablo Telloeb82fd22018-02-23 13:43:50 +000031// Macro for unreachable code (e.g. impossible default cases on switch)
Anthony Barbier5f707732018-07-03 16:22:02 +010032#define UNREACHABLE(why) __builtin_unreachable()
Michele Di Giorgio5b6904b2018-01-29 12:24:14 +000033
Pablo Telloeb82fd22018-02-23 13:43:50 +000034// Paranoid option for the above with assert
35// #define UNREACHABLE(why) assert(0 && why)
Michele Di Giorgio5b6904b2018-01-29 12:24:14 +000036
Anthony Barbier5f707732018-07-03 16:22:02 +010037inline int iceildiv(const int a, const int b) {
Georgios Pinitas421405b2018-10-26 19:05:32 +010038 return (a + b - 1) / b;
Pablo Telloeb82fd22018-02-23 13:43:50 +000039}
Michele Di Giorgio5b6904b2018-01-29 12:24:14 +000040
Pablo Telloeb82fd22018-02-23 13:43:50 +000041template <typename T>
Anthony Barbier5f707732018-07-03 16:22:02 +010042inline T roundup(const T a, const T b) {
Georgios Pinitas421405b2018-10-26 19:05:32 +010043 T rem = a % b;
Michele Di Giorgio5b6904b2018-01-29 12:24:14 +000044
Georgios Pinitas421405b2018-10-26 19:05:32 +010045 if (rem) {
46 return a + b - rem;
47 } else {
48 return a;
49 }
Pablo Telloeb82fd22018-02-23 13:43:50 +000050}
David Manselld93991e2018-07-06 14:52:52 +010051
52template <typename T>
53inline unsigned long get_vector_length() {
Georgios Pinitas421405b2018-10-26 19:05:32 +010054#ifdef __ARM_FEATURE_SVE
55 const unsigned long length = svcntb();
56#else
David Manselld93991e2018-07-06 14:52:52 +010057 const unsigned long length = 16;
Georgios Pinitas421405b2018-10-26 19:05:32 +010058#endif
David Manselld93991e2018-07-06 14:52:52 +010059
60 return length / sizeof(T);
Georgios Pinitas421405b2018-10-26 19:05:32 +010061}