blob: 4ecc07af6af73bb638d07d68513b90fa9cc65a9e [file] [log] [blame]
Giorgio Arenadfca60b2018-01-31 10:30:59 +00001/*
2 * Copyright (c) 2018 ARM Limited.
3 *
4 * SPDX-License-Identifier: MIT
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to
8 * deal in the Software without restriction, including without limitation the
9 * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
10 * sell copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in all
14 * copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
19 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
22 * SOFTWARE.
23 */
24#ifndef __ARM_COMPUTE_CLDEPTHWISECONVOLUTIONNHWCKERNEL3x3_H__
25#define __ARM_COMPUTE_CLDEPTHWISECONVOLUTIONNHWCKERNEL3x3_H__
26
27#include "arm_compute/core/CL/kernels/ICLDepthwiseConvolutionLayer3x3Kernel.h"
28
29namespace arm_compute
30{
31class ICLTensor;
32
33/** Interface for the kernel to run a 3x3 depthwise convolution on a tensor when the data layout is NHWC.
34 */
35class CLDepthwiseConvolutionLayer3x3NHWCKernel : public ICLDepthwiseConvolutionLayer3x3Kernel
36{
37public:
38 /** Default constructor */
39 CLDepthwiseConvolutionLayer3x3NHWCKernel();
40 /** Default move assignment operator. */
41 /** Initialize the function's source, destination, conv and border_size.
42 *
43 * @param[in] input Source tensor. DataType supported: QASYMM8.
44 * @param[in] weights Weights tensor. A 3D tensor with dimensions [IFM, 3, 3]. Data type supported: Same as @p input.
45 * @param[in] biases (Optional) Biases tensor. A 1D tensor with dimensions [IFM]. Must be nullptr if not needed.
46 * Data type supported: Same as @p input.
47 * @param[out] output Destination tensor. Data type supported: Same as @p input.
48 * @param[in] conv_info Padding and stride information to use for the convolution.
49 * @param[in] act_info (Optional) Activation layer information in case of a fused activation. Only RELU, BOUNDED_RELU and LU_BOUNDED_RELU are supported.
50 */
51 void configure(const ICLTensor *input, const ICLTensor *weights, const ICLTensor *biases, ICLTensor *output, const PadStrideInfo &conv_info,
52 ActivationLayerInfo act_info) override;
53 /** Static function to check if given info will lead to a valid configuration of @ref CLDepthwiseConvolutionLayer3x3NHWCKernel
54 *
55 * @param[in] input Source tensor. DataType supported: QASYMM8.
56 * @param[in] weights Weights tensor. A 3D tensor with dimensions [IFM, 3, 3]. Data type supported: Same as @p input.
57 * @param[in] biases (Optional) Biases tensor. A 1D tensor with dimensions [IFM]. Must be nullptr if not needed.
58 * Data type supported: Same as @p input.
59 * @param[in] output Destination tensor. Data type supported: Same as @p input.
60 * @param[in] conv_info Padding and stride information to use for the convolution.
61 * @param[in] act_info (Optional) Activation layer information in case of a fused activation. Only RELU, BOUNDED_RELU and LU_BOUNDED_RELU are supported.
62 *
63 * @return a status
64 */
65 static Status validate(const ITensorInfo *input, const ITensorInfo *weights, const ITensorInfo *biases, const ITensorInfo *output, const PadStrideInfo &conv_info,
66 ActivationLayerInfo act_info = ActivationLayerInfo());
67
68 void run(const Window &window, cl::CommandQueue &queue) override;
69 BorderSize border_size() const override;
70
71private:
72 unsigned int _num_rows_processed_per_iteration;
73};
74} // namespace arm_compute
75#endif /*__ARM_COMPUTE_CLDEPTHWISECONVOLUTIONNHWCKERNEL3x3_H__ */