blob: 0d2eab0c76ccc4a94452d43161aad9bc5e3bc11a [file] [log] [blame]
SiCong Li3e363692017-07-04 15:02:10 +01001/*
Suhail Munshi4ed7b392021-03-22 13:13:55 +00002 * Copyright (c) 2017-2021 Arm Limited.
SiCong Li3e363692017-07-04 15:02:10 +01003 *
4 * SPDX-License-Identifier: MIT
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to
8 * deal in the Software without restriction, including without limitation the
9 * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
10 * sell copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in all
14 * copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
19 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
22 * SOFTWARE.
23 */
24#include "arm_compute/runtime/CL/functions/CLROIPoolingLayer.h"
Felix Thomasmathibalanafd38f02023-09-27 17:46:17 +010025
SiCong Li3e363692017-07-04 15:02:10 +010026#include "arm_compute/core/CL/ICLArray.h"
SiCong Li3e363692017-07-04 15:02:10 +010027
ramelg016d891572021-09-29 10:05:09 +010028#include "src/common/utils/Log.h"
Felix Thomasmathibalanafd38f02023-09-27 17:46:17 +010029#include "src/core/CL/kernels/CLROIPoolingLayerKernel.h"
ramelg016d891572021-09-29 10:05:09 +010030
SiCong Li3e363692017-07-04 15:02:10 +010031using namespace arm_compute;
32
Felix Thomasmathibalanafd38f02023-09-27 17:46:17 +010033Status CLROIPoolingLayer::validate(const ITensorInfo *input,
34 const ITensorInfo *rois,
35 ITensorInfo *output,
36 const ROIPoolingLayerInfo &pool_info)
Suhail Munshi4ed7b392021-03-22 13:13:55 +000037{
38 return CLROIPoolingLayerKernel::validate(input, rois, output, pool_info);
39}
40
Felix Thomasmathibalanafd38f02023-09-27 17:46:17 +010041void CLROIPoolingLayer::configure(const ICLTensor *input,
42 const ICLTensor *rois,
43 ICLTensor *output,
44 const ROIPoolingLayerInfo &pool_info)
SiCong Li3e363692017-07-04 15:02:10 +010045{
Manuel Bottini2b84be52020-04-08 10:15:51 +010046 configure(CLKernelLibrary::get().get_compile_context(), input, rois, output, pool_info);
47}
48
Felix Thomasmathibalanafd38f02023-09-27 17:46:17 +010049void CLROIPoolingLayer::configure(const CLCompileContext &compile_context,
50 const ICLTensor *input,
51 const ICLTensor *rois,
52 const ICLTensor *output,
53 const ROIPoolingLayerInfo &pool_info)
Manuel Bottini2b84be52020-04-08 10:15:51 +010054{
ramelg016d891572021-09-29 10:05:09 +010055 ARM_COMPUTE_LOG_PARAMS(input, rois, output, pool_info);
56
SiCong Li3e363692017-07-04 15:02:10 +010057 // Configure ROI pooling kernel
Georgios Pinitas40f51a62020-11-21 03:04:18 +000058 auto k = std::make_unique<CLROIPoolingLayerKernel>();
Manuel Bottini2b84be52020-04-08 10:15:51 +010059 k->configure(compile_context, input, rois, output, pool_info);
SiCong Li3e363692017-07-04 15:02:10 +010060 _kernel = std::move(k);
61}