blob: 722cd36ee5f261079deb58752f33d7a0b256ef08 [file] [log] [blame]
Michele Di Giorgio19289042021-02-03 16:05:00 +00001/*
Adnan AlSinanbbf2e742023-02-22 12:15:14 +00002 * Copyright (c) 2021, 2023 Arm Limited.
Michele Di Giorgio19289042021-02-03 16:05:00 +00003 *
4 * SPDX-License-Identifier: MIT
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to
8 * deal in the Software without restriction, including without limitation the
9 * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
10 * sell copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in all
14 * copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
19 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
22 * SOFTWARE.
23 */
Georgios Pinitas7891a732021-08-20 21:39:25 +010024#include "src/cpu/operators/CpuPool2d.h"
Michele Di Giorgio19289042021-02-03 16:05:00 +000025
26#include "arm_compute/core/ITensor.h"
27#include "arm_compute/core/TensorInfo.h"
28#include "arm_compute/runtime/NEON/NEScheduler.h"
ramelg013ae3d882021-09-12 23:07:47 +010029#include "src/common/utils/Log.h"
Georgios Pinitas7891a732021-08-20 21:39:25 +010030#include "src/cpu/kernels/CpuPool2dKernel.h"
31#include "src/cpu/kernels/internal/CpuPool2dAssemblyWrapperKernel.h"
Michele Di Giorgio19289042021-02-03 16:05:00 +000032
Manuel Bottini94f799e2021-06-09 16:37:32 +010033using namespace arm_compute::experimental;
34
Michele Di Giorgio19289042021-02-03 16:05:00 +000035namespace arm_compute
36{
37namespace cpu
38{
Manuel Bottinib4bb6a02021-05-24 16:01:32 +010039CpuPool2d::CpuPool2d()
Michele Di Giorgio0c19cbd2021-05-11 17:41:32 +010040 : _pooling_layer_kernel(),
Michele Di Giorgio0c19cbd2021-05-11 17:41:32 +010041 _asm_glue(),
42 _is_global_pooling_layer(false),
Adnan AlSinanbbf2e742023-02-22 12:15:14 +000043 _use_kernel_indices(false),
Michele Di Giorgio0c19cbd2021-05-11 17:41:32 +010044 _data_layout(DataLayout::NCHW),
Manuel Bottini94f799e2021-06-09 16:37:32 +010045 _aux_mem(1)
Michele Di Giorgio19289042021-02-03 16:05:00 +000046{
47}
48
Manuel Bottinib4bb6a02021-05-24 16:01:32 +010049CpuPool2d::~CpuPool2d() = default;
Michele Di Giorgio19289042021-02-03 16:05:00 +000050
Manuel Bottinib4bb6a02021-05-24 16:01:32 +010051void CpuPool2d::configure(ITensorInfo *src, ITensorInfo *dst, const PoolingLayerInfo &pool_info, ITensorInfo *indices)
Michele Di Giorgio19289042021-02-03 16:05:00 +000052{
ramelg013ae3d882021-09-12 23:07:47 +010053 ARM_COMPUTE_LOG_PARAMS(src, dst, pool_info, indices);
54
Michele Di Giorgio19289042021-02-03 16:05:00 +000055 // Check if we can run assembly kernels. Currently, indices are not supported by those kernels
Manuel Bottinib4bb6a02021-05-24 16:01:32 +010056 const bool run_optimised = bool(kernels::CpuPool2dAssemblyWrapperKernel::validate(src, dst, pool_info)) && (indices == nullptr);
Michele Di Giorgio0c19cbd2021-05-11 17:41:32 +010057
58 // Get data layout
59 _data_layout = pool_info.data_layout == DataLayout::UNKNOWN ? src->data_layout() : pool_info.data_layout;
60
61 // Check if we have Global Pooling Layer
62 const unsigned int idx_width = get_data_layout_dimension_index(_data_layout, DataLayoutDimension::WIDTH);
63 const unsigned int idx_height = get_data_layout_dimension_index(_data_layout, DataLayoutDimension::HEIGHT);
64 _is_global_pooling_layer = (src->dimension(idx_width) == pool_info.pool_size.width) && (src->dimension(idx_height) == pool_info.pool_size.height);
Adnan AlSinanbbf2e742023-02-22 12:15:14 +000065 _use_kernel_indices = pool_info.use_kernel_indices;
Michele Di Giorgio19289042021-02-03 16:05:00 +000066
67 if(run_optimised)
68 {
Michele Di Giorgio0c19cbd2021-05-11 17:41:32 +010069 const CPUInfo &ci = NEScheduler::get().cpu_info();
70 const unsigned int num_threads = NEScheduler::get().num_threads();
71
Manuel Bottinib4bb6a02021-05-24 16:01:32 +010072 auto pooling_wrapper = std::make_unique<kernels::CpuPool2dAssemblyWrapperKernel>();
Michele Di Giorgio0c19cbd2021-05-11 17:41:32 +010073 ARM_COMPUTE_ERROR_ON(pooling_wrapper == nullptr);
74 pooling_wrapper->configure(src, dst, pool_info, ci);
75
76 // Get kernel's memory requirements
77 constexpr size_t alignment = 4096;
78 const size_t workspace_size = pooling_wrapper->get_working_size(num_threads);
Manuel Bottini94f799e2021-06-09 16:37:32 +010079 _aux_mem[0] = MemoryInfo(TensorType::ACL_INT_0, MemoryLifetime::Temporary, workspace_size, alignment);
Michele Di Giorgio0c19cbd2021-05-11 17:41:32 +010080
81 _asm_glue = std::move(pooling_wrapper);
Michele Di Giorgio19289042021-02-03 16:05:00 +000082 }
83 else
84 {
Michele Di Giorgio19289042021-02-03 16:05:00 +000085 // Configure pooling kernel
Manuel Bottinib4bb6a02021-05-24 16:01:32 +010086 auto k = std::make_unique<kernels::CpuPool2dKernel>();
Michele Di Giorgio0c19cbd2021-05-11 17:41:32 +010087 k->configure(src, dst, pool_info, indices);
Michele Di Giorgio19289042021-02-03 16:05:00 +000088 _pooling_layer_kernel = std::move(k);
Michele Di Giorgio19289042021-02-03 16:05:00 +000089 }
90}
91
Manuel Bottinib4bb6a02021-05-24 16:01:32 +010092Status CpuPool2d::validate(const ITensorInfo *src, const ITensorInfo *dst, const PoolingLayerInfo &pool_info, const ITensorInfo *indices)
Michele Di Giorgio19289042021-02-03 16:05:00 +000093{
Manuel Bottinib4bb6a02021-05-24 16:01:32 +010094 const bool run_optimised = bool(kernels::CpuPool2dAssemblyWrapperKernel::validate(src, dst, pool_info)) && (indices == nullptr);
Michele Di Giorgio19289042021-02-03 16:05:00 +000095
96 if(run_optimised)
97 {
98 return Status{};
99 }
100
Manuel Bottinib4bb6a02021-05-24 16:01:32 +0100101 return kernels::CpuPool2dKernel::validate(src, dst, pool_info, indices);
Michele Di Giorgio19289042021-02-03 16:05:00 +0000102}
103
Manuel Bottinib4bb6a02021-05-24 16:01:32 +0100104void CpuPool2d::run(ITensorPack &tensors)
Michele Di Giorgio19289042021-02-03 16:05:00 +0000105{
Michele Di Giorgio0c19cbd2021-05-11 17:41:32 +0100106 ARM_COMPUTE_ERROR_ON_MSG(tensors.empty(), "No tensors provided");
107
108 if(_asm_glue)
Michele Di Giorgio19289042021-02-03 16:05:00 +0000109 {
Michele Di Giorgio0c19cbd2021-05-11 17:41:32 +0100110 const auto hints = (_is_global_pooling_layer) ? Window::DimX : Window::DimY;
111 NEScheduler::get().schedule_op(_asm_glue.get(), hints, _asm_glue->window(), tensors);
Michele Di Giorgio19289042021-02-03 16:05:00 +0000112 }
113 else
114 {
115 switch(_data_layout)
116 {
117 case DataLayout::NCHW:
Michele Di Giorgio19289042021-02-03 16:05:00 +0000118 NEScheduler::get().schedule_op(_pooling_layer_kernel.get(), _is_global_pooling_layer ? Window::DimZ : Window::DimY, _pooling_layer_kernel->window(), tensors);
119 break;
120 case DataLayout::NHWC:
Adnan AlSinanbbf2e742023-02-22 12:15:14 +0000121 NEScheduler::get().schedule_op(_pooling_layer_kernel.get(), (_use_kernel_indices ? Window::DimY : Window::DimX), _pooling_layer_kernel->window(), tensors);
Michele Di Giorgio19289042021-02-03 16:05:00 +0000122 break;
123 default:
124 ARM_COMPUTE_ERROR("Data layout not supported");
125 }
126 }
127}
Michele Di Giorgio0c19cbd2021-05-11 17:41:32 +0100128
Manuel Bottinib4bb6a02021-05-24 16:01:32 +0100129experimental::MemoryRequirements CpuPool2d::workspace() const
Michele Di Giorgio0c19cbd2021-05-11 17:41:32 +0100130{
Manuel Bottini94f799e2021-06-09 16:37:32 +0100131 return _aux_mem;
Michele Di Giorgio0c19cbd2021-05-11 17:41:32 +0100132}
Michele Di Giorgio19289042021-02-03 16:05:00 +0000133} // namespace cpu
134} // namespace arm_compute