blob: e5b270c7203d212605cb6fd1ab61bebf1752b537 [file] [log] [blame]
Gian Marco Iodice2cc50b32022-05-30 14:41:49 +01001/*
2 * Copyright (c) 2022 Arm Limited.
3 *
4 * SPDX-License-Identifier: MIT
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to
8 * deal in the Software without restriction, including without limitation the
9 * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
10 * sell copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in all
14 * copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
19 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
22 * SOFTWARE.
23 */
Ramy Elgammaldf6a3b02022-11-30 16:23:10 +000024#ifndef SRC_RUNTIME_HEURISTICS_DIRECT_CONV_ICLDIRECTCONVKERNELCONFIG
25#define SRC_RUNTIME_HEURISTICS_DIRECT_CONV_ICLDIRECTCONVKERNELCONFIG
Gian Marco Iodice2cc50b32022-05-30 14:41:49 +010026
27#include "arm_compute/core/GPUTarget.h"
28#include "arm_compute/core/KernelDescriptors.h"
29#include "arm_compute/core/Types.h"
Felix Thomasmathibalanafd38f02023-09-27 17:46:17 +010030
Gian Marco Iodice2cc50b32022-05-30 14:41:49 +010031#include "src/core/common/Macros.h"
32
33namespace arm_compute
34{
35namespace cl_direct_conv
36{
37/** Basic container for the OpenCL direct convolution configuration functions */
38template <class T>
39class ClDirectConvConfigArray
40{
41public:
42 /** Alias for F32 index */
43 static constexpr size_t DT_F32 = 0;
44 /** Alias for F16 index */
45 static constexpr size_t DT_F16 = 1;
46 /** Alias for Int8 index */
47 static constexpr size_t DT_INT8 = 2;
48
49 /** Constructor
50 *
51 * @param[in] func_f32 Function to call for direct convolution F32
52 * @param[in] func_f16 Function to call for direct convolution F16
53 * @param[in] func_int8 Function to call for direct convolution Int8 (QASYMM8, QASYMM8_SIGNED, QSYMM8_PER_CHANNEL)
54 *
55 */
Felix Thomasmathibalanafd38f02023-09-27 17:46:17 +010056 ClDirectConvConfigArray(T func_f32, T func_f16, T func_int8) : _configs{func_f32, func_f16, func_int8}
Gian Marco Iodice2cc50b32022-05-30 14:41:49 +010057 {
58 }
59
60 /** Method to return the direct convolution configuration function based on data type
61 *
62 * @param[in] data_type Input data type
63 *
64 * @return the valid function otherwise it returns nullptr if the data type is not valid
65 */
66 T get_function(DataType data_type)
67 {
Felix Thomasmathibalanafd38f02023-09-27 17:46:17 +010068 switch (data_type)
Gian Marco Iodice2cc50b32022-05-30 14:41:49 +010069 {
70 case DataType::F32:
71 return _configs.at(DT_F32);
72 case DataType::F16:
73 return _configs.at(DT_F16);
74 case DataType::QASYMM8:
75 case DataType::QASYMM8_SIGNED:
76 case DataType::QSYMM8_PER_CHANNEL:
77 return _configs.at(DT_INT8);
78 default:
79 return nullptr;
80 }
81 }
82
83private:
84 std::array<T, 3> _configs;
85};
86
87/** Basic interface for the Direct convolution kernel configuration */
88class IClDirectConvKernelConfig
89{
90public:
91 /** Constructor
92 *
93 * @param[in] arch GPU target
94 */
Felix Thomasmathibalanafd38f02023-09-27 17:46:17 +010095 IClDirectConvKernelConfig(GPUTarget arch) : _target(arch)
Gian Marco Iodice2cc50b32022-05-30 14:41:49 +010096 {
97 }
98 ARM_COMPUTE_DISALLOW_COPY_ALLOW_MOVE(IClDirectConvKernelConfig);
99 /** Virtual destructor */
100 virtual ~IClDirectConvKernelConfig() = default;
101 /** This method returns the @ref DirectConvComputeKernelInfo for the given inputs
102 *
103 * @param[in] src Source tensor (activation tensor)
104 * @param[in] wei Weights tensor
105 * @param[in] conv_info Convolution info
106 */
Felix Thomasmathibalanafd38f02023-09-27 17:46:17 +0100107 virtual DirectConvComputeKernelInfo
108 configure(const ITensorInfo *src, const ITensorInfo *wei, const PadStrideInfo &conv_info) = 0;
Gian Marco Iodice2cc50b32022-05-30 14:41:49 +0100109
110protected:
111 GPUTarget _target;
112};
Felix Thomasmathibalanafd38f02023-09-27 17:46:17 +0100113} // namespace cl_direct_conv
Gian Marco Iodice2cc50b32022-05-30 14:41:49 +0100114} // namespace arm_compute
Ramy Elgammaldf6a3b02022-11-30 16:23:10 +0000115#endif /* SRC_RUNTIME_HEURISTICS_DIRECT_CONV_ICLDIRECTCONVKERNELCONFIG */