commit 6f92c8e9f8bb38dcf5dccf8deeff5112ecd8e37c
author Nikhil Raj <nikhil.raj@arm.com> Wed Nov 22 11:41:15 2023 +0000
committer Nikhil Raj <nikhil.raj@arm.com> Wed Nov 22 11:41:15 2023 +0000
tree 0c076149c03ac45c2617f5e02a77b79287ff5a0f
parent 03c7ff3f6188240baaeaeb405a357a0c58195fec

Update Doxygen for 23.11

Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I47cd933f5002cb94a73aa97689d7b3d9c93cb849

latest/_cl_strided_slice_workload_8cpp_source.html

diff --git a/latest/_cl_strided_slice_workload_8cpp_source.html b/latest/_cl_strided_slice_workload_8cpp_source.html
index 7e6417a..01fb49c 100644
--- a/latest/_cl_strided_slice_workload_8cpp_source.html
+++ b/latest/_cl_strided_slice_workload_8cpp_source.html
@@ -36,7 +36,7 @@
   <img alt="ArmNN" src="Arm_NN_horizontal_blue.png" style="max-width: 15rem; margin-top: .5rem; margin-left 13px"/>
   <td id="projectalign" style="padding-left: 0.9em;">
    <div id="projectname">
-   &#160;<span id="projectnumber">23.08</span>
+   &#160;<span id="projectnumber">23.11</span>
    </div>
   </td>
  </tr>
@@ -208,7 +208,7 @@
 </div><!-- doc-content -->
 <div class="ttc" id="anamespacearmnn_html_aff5bee79757341daf750c7dd7c123a15"><div class="ttname"><a href="namespacearmnn.html#aff5bee79757341daf750c7dd7c123a15">armnn::RunClFunction</a></div><div class="ttdeci">void RunClFunction(arm_compute::IFunction &amp;function, const CheckLocation &amp;location)</div><div class="ttdef"><b>Definition:</b> <a href="_cl_workload_utils_8hpp_source.html#l00168">ClWorkloadUtils.hpp:168</a></div></div>
 <div class="ttc" id="anamespacearmnn_html_ad1d5cce2d9e9a5d61c243e5c989112e0"><div class="ttname"><a href="namespacearmnn.html#ad1d5cce2d9e9a5d61c243e5c989112e0">armnn::DataLayout</a></div><div class="ttdeci">DataLayout</div><div class="ttdef"><b>Definition:</b> <a href="_types_8hpp_source.html#l00062">Types.hpp:62</a></div></div>
-<div class="ttc" id="astructarmnn_1_1_strided_slice_descriptor_html_a118fe06b7c2599da60398ee311ede923"><div class="ttname"><a href="structarmnn_1_1_strided_slice_descriptor.html#a118fe06b7c2599da60398ee311ede923">armnn::StridedSliceDescriptor::m_Begin</a></div><div class="ttdeci">std::vector&lt; int &gt; m_Begin</div><div class="ttdoc">Begin values for the input that will be sliced.</div><div class="ttdef"><b>Definition:</b> <a href="_descriptors_8hpp_source.html#l01321">Descriptors.hpp:1321</a></div></div>
+<div class="ttc" id="astructarmnn_1_1_strided_slice_descriptor_html_a118fe06b7c2599da60398ee311ede923"><div class="ttname"><a href="structarmnn_1_1_strided_slice_descriptor.html#a118fe06b7c2599da60398ee311ede923">armnn::StridedSliceDescriptor::m_Begin</a></div><div class="ttdeci">std::vector&lt; int &gt; m_Begin</div><div class="ttdoc">Begin values for the input that will be sliced.</div><div class="ttdef"><b>Definition:</b> <a href="_descriptors_8hpp_source.html#l01342">Descriptors.hpp:1342</a></div></div>
 <div class="ttc" id="anamespacearmnn_html_a157e0508f6d6d08e3ca4cf6c661242e6"><div class="ttname"><a href="namespacearmnn.html#a157e0508f6d6d08e3ca4cf6c661242e6">armnn::ClStridedSliceWorkloadValidate</a></div><div class="ttdeci">arm_compute::Status ClStridedSliceWorkloadValidate(const TensorInfo &amp;input, const TensorInfo &amp;output, const StridedSliceDescriptor &amp;descriptor)</div><div class="ttdef"><b>Definition:</b> <a href="_cl_strided_slice_workload_8cpp_source.html#l00027">ClStridedSliceWorkload.cpp:27</a></div></div>
 <div class="ttc" id="a_workload_utils_8hpp_html"><div class="ttname"><a href="_workload_utils_8hpp.html">WorkloadUtils.hpp</a></div></div>
 <div class="ttc" id="astructarmnn_1_1_queue_descriptor_html_a765d2cee4ccce5b9467e0c2b6d25b84a"><div class="ttname"><a href="structarmnn_1_1_queue_descriptor.html#a765d2cee4ccce5b9467e0c2b6d25b84a">armnn::QueueDescriptor::ValidateInputsOutputs</a></div><div class="ttdeci">void ValidateInputsOutputs(const std::string &amp;descName, unsigned int numExpectedIn, unsigned int numExpectedOut) const</div><div class="ttdef"><b>Definition:</b> <a href="_workload_data_8cpp_source.html#l00446">WorkloadData.cpp:446</a></div></div>
@@ -217,42 +217,42 @@
 <div class="ttc" id="aclassarmnn_1_1_tensor_info_html_a157e27d41e9f6b21f0d3c025fa47dc24"><div class="ttname"><a href="classarmnn_1_1_tensor_info.html#a157e27d41e9f6b21f0d3c025fa47dc24">armnn::TensorInfo::GetNumDimensions</a></div><div class="ttdeci">unsigned int GetNumDimensions() const</div><div class="ttdef"><b>Definition:</b> <a href="_tensor_8hpp_source.html#l00195">Tensor.hpp:195</a></div></div>
 <div class="ttc" id="a_exceptions_8hpp_html_aa3be76aec4ce713822a5ea1ecbb7bc61"><div class="ttname"><a href="_exceptions_8hpp.html#aa3be76aec4ce713822a5ea1ecbb7bc61">CHECK_LOCATION</a></div><div class="ttdeci">#define CHECK_LOCATION()</div><div class="ttdef"><b>Definition:</b> <a href="_exceptions_8hpp_source.html#l00203">Exceptions.hpp:203</a></div></div>
 <div class="ttc" id="aclassarmnn_1_1_cl_base_workload_html"><div class="ttname"><a href="classarmnn_1_1_cl_base_workload.html">armnn::ClBaseWorkload</a></div><div class="ttdef"><b>Definition:</b> <a href="_cl_base_workload_8hpp_source.html#l00013">ClBaseWorkload.hpp:13</a></div></div>
-<div class="ttc" id="astructarmnn_1_1_strided_slice_descriptor_html_a61081be1483984e33db452c75d569f51"><div class="ttname"><a href="structarmnn_1_1_strided_slice_descriptor.html#a61081be1483984e33db452c75d569f51">armnn::StridedSliceDescriptor::m_BeginMask</a></div><div class="ttdeci">int32_t m_BeginMask</div><div class="ttdoc">Begin mask value.</div><div class="ttdef"><b>Definition:</b> <a href="_descriptors_8hpp_source.html#l01329">Descriptors.hpp:1329</a></div></div>
+<div class="ttc" id="astructarmnn_1_1_strided_slice_descriptor_html_a61081be1483984e33db452c75d569f51"><div class="ttname"><a href="structarmnn_1_1_strided_slice_descriptor.html#a61081be1483984e33db452c75d569f51">armnn::StridedSliceDescriptor::m_BeginMask</a></div><div class="ttdeci">int32_t m_BeginMask</div><div class="ttdoc">Begin mask value.</div><div class="ttdef"><b>Definition:</b> <a href="_descriptors_8hpp_source.html#l01350">Descriptors.hpp:1350</a></div></div>
 <div class="ttc" id="anamespacearmnn_html_ac6e86c1def7f674d3c4cb7f577874aa6"><div class="ttname"><a href="namespacearmnn.html#ac6e86c1def7f674d3c4cb7f577874aa6">armnn::Coordinates</a></div><div class="ttdeci">std::array&lt; unsigned int, MaxNumOfTensorDimensions &gt; Coordinates</div><div class="ttdef"><b>Definition:</b> <a href="_internal_types_8hpp_source.html#l00015">InternalTypes.hpp:15</a></div></div>
 <div class="ttc" id="a_numeric_cast_8hpp_html"><div class="ttname"><a href="_numeric_cast_8hpp.html">NumericCast.hpp</a></div></div>
-<div class="ttc" id="astructarmnn_1_1_strided_slice_descriptor_html_a6089e1ca91914015777ea780a513131a"><div class="ttname"><a href="structarmnn_1_1_strided_slice_descriptor.html#a6089e1ca91914015777ea780a513131a">armnn::StridedSliceDescriptor::m_DataLayout</a></div><div class="ttdeci">DataLayout m_DataLayout</div><div class="ttdoc">The data layout to be used (NCHW, NHWC).</div><div class="ttdef"><b>Definition:</b> <a href="_descriptors_8hpp_source.html#l01342">Descriptors.hpp:1342</a></div></div>
+<div class="ttc" id="astructarmnn_1_1_strided_slice_descriptor_html_a6089e1ca91914015777ea780a513131a"><div class="ttname"><a href="structarmnn_1_1_strided_slice_descriptor.html#a6089e1ca91914015777ea780a513131a">armnn::StridedSliceDescriptor::m_DataLayout</a></div><div class="ttdeci">DataLayout m_DataLayout</div><div class="ttdoc">The data layout to be used (NCHW, NHWC).</div><div class="ttdef"><b>Definition:</b> <a href="_descriptors_8hpp_source.html#l01363">Descriptors.hpp:1363</a></div></div>
 <div class="ttc" id="astructarmnn_1_1_queue_descriptor_with_parameters_html_aad91b9bbf7aa365d304febe79a3d1333"><div class="ttname"><a href="structarmnn_1_1_queue_descriptor_with_parameters.html#aad91b9bbf7aa365d304febe79a3d1333">armnn::QueueDescriptorWithParameters::m_Parameters</a></div><div class="ttdeci">LayerDescriptor m_Parameters</div><div class="ttdef"><b>Definition:</b> <a href="_workload_data_8hpp_source.html#l00066">WorkloadData.hpp:66</a></div></div>
 <div class="ttc" id="aclassarmnn_1_1_cl_strided_slice_workload_html_a66b5f5d38a5f466d542db21e4c954528"><div class="ttname"><a href="classarmnn_1_1_cl_strided_slice_workload.html#a66b5f5d38a5f466d542db21e4c954528">armnn::ClStridedSliceWorkload::ClStridedSliceWorkload</a></div><div class="ttdeci">ClStridedSliceWorkload(const StridedSliceQueueDescriptor &amp;descriptor, const WorkloadInfo &amp;info, const arm_compute::CLCompileContext &amp;clCompileContext)</div><div class="ttdef"><b>Definition:</b> <a href="_cl_strided_slice_workload_8cpp_source.html#l00055">ClStridedSliceWorkload.cpp:55</a></div></div>
 <div class="ttc" id="a_cl_workload_utils_8hpp_html_a2d57ef1645138f5f8a6dbd2ce92dc072"><div class="ttname"><a href="_cl_workload_utils_8hpp.html#a2d57ef1645138f5f8a6dbd2ce92dc072">ARMNN_SCOPED_PROFILING_EVENT_CL_NAME_GUID</a></div><div class="ttdeci">#define ARMNN_SCOPED_PROFILING_EVENT_CL_NAME_GUID(label)</div><div class="ttdoc">Creates a profiling event that uses GetGuid() and GetName() from the calling class.</div><div class="ttdef"><b>Definition:</b> <a href="_cl_workload_utils_8hpp_source.html#l00036">ClWorkloadUtils.hpp:36</a></div></div>
-<div class="ttc" id="astructarmnn_1_1_strided_slice_queue_descriptor_html"><div class="ttname"><a href="structarmnn_1_1_strided_slice_queue_descriptor.html">armnn::StridedSliceQueueDescriptor</a></div><div class="ttdef"><b>Definition:</b> <a href="_workload_data_8hpp_source.html#l00462">WorkloadData.hpp:462</a></div></div>
+<div class="ttc" id="astructarmnn_1_1_strided_slice_queue_descriptor_html"><div class="ttname"><a href="structarmnn_1_1_strided_slice_queue_descriptor.html">armnn::StridedSliceQueueDescriptor</a></div><div class="ttdef"><b>Definition:</b> <a href="_workload_data_8hpp_source.html#l00467">WorkloadData.hpp:467</a></div></div>
 <div class="ttc" id="astructarmnn_1_1_workload_info_html"><div class="ttname"><a href="structarmnn_1_1_workload_info.html">armnn::WorkloadInfo</a></div><div class="ttdoc">Contains information about TensorInfos of a layer.</div><div class="ttdef"><b>Definition:</b> <a href="_workload_info_8hpp_source.html#l00016">WorkloadInfo.hpp:16</a></div></div>
 <div class="ttc" id="a_cl_strided_slice_workload_8hpp_html"><div class="ttname"><a href="_cl_strided_slice_workload_8hpp.html">ClStridedSliceWorkload.hpp</a></div></div>
 <div class="ttc" id="a_cl_workload_utils_8hpp_html"><div class="ttname"><a href="_cl_workload_utils_8hpp.html">ClWorkloadUtils.hpp</a></div></div>
 <div class="ttc" id="anamespacearmnn_html_a6d4bdf4368a1422943f8f2b1740ec491"><div class="ttname"><a href="namespacearmnn.html#a6d4bdf4368a1422943f8f2b1740ec491">armnn::SetClStridedSliceData</a></div><div class="ttdeci">auto SetClStridedSliceData(const std::vector&lt; int &gt; &amp;m_begin, const std::vector&lt; int &gt; &amp;m_end, const std::vector&lt; int &gt; &amp;m_stride)</div><div class="ttdef"><b>Definition:</b> <a href="_cl_workload_utils_8hpp_source.html#l00079">ClWorkloadUtils.hpp:79</a></div></div>
 <div class="ttc" id="a_arm_compute_utils_8hpp_html"><div class="ttname"><a href="_arm_compute_utils_8hpp.html">ArmComputeUtils.hpp</a></div></div>
 <div class="ttc" id="aclassarmnn_1_1_cl_strided_slice_workload_html_ae071e8822437c78baea75c3aef3a263a"><div class="ttname"><a href="classarmnn_1_1_cl_strided_slice_workload.html#ae071e8822437c78baea75c3aef3a263a">armnn::ClStridedSliceWorkload::Execute</a></div><div class="ttdeci">void Execute() const override</div><div class="ttdef"><b>Definition:</b> <a href="_cl_strided_slice_workload_8cpp_source.html#l00102">ClStridedSliceWorkload.cpp:102</a></div></div>
-<div class="ttc" id="astructarmnn_1_1_strided_slice_descriptor_html_ac37e49c0d6e6e54f9d2015d0f11f8ee7"><div class="ttname"><a href="structarmnn_1_1_strided_slice_descriptor.html#ac37e49c0d6e6e54f9d2015d0f11f8ee7">armnn::StridedSliceDescriptor::m_EndMask</a></div><div class="ttdeci">int32_t m_EndMask</div><div class="ttdoc">End mask value.</div><div class="ttdef"><b>Definition:</b> <a href="_descriptors_8hpp_source.html#l01332">Descriptors.hpp:1332</a></div></div>
+<div class="ttc" id="astructarmnn_1_1_strided_slice_descriptor_html_ac37e49c0d6e6e54f9d2015d0f11f8ee7"><div class="ttname"><a href="structarmnn_1_1_strided_slice_descriptor.html#ac37e49c0d6e6e54f9d2015d0f11f8ee7">armnn::StridedSliceDescriptor::m_EndMask</a></div><div class="ttdeci">int32_t m_EndMask</div><div class="ttdoc">End mask value.</div><div class="ttdef"><b>Definition:</b> <a href="_descriptors_8hpp_source.html#l01353">Descriptors.hpp:1353</a></div></div>
 <div class="ttc" id="anamespacearmnn_html_a4dc0adc6737b5944e7671bee71788407acaf9b6b99962bf5c2264824231d7a40c"><div class="ttname"><a href="namespacearmnn.html#a4dc0adc6737b5944e7671bee71788407acaf9b6b99962bf5c2264824231d7a40c">armnn::BoostLogSeverityMapping::info</a></div><div class="ttdeci">@ info</div></div>
 <div class="ttc" id="astructarmnn_1_1_queue_descriptor_html_a6abd491bb99ffe88bd472c1ae5a1ed1a"><div class="ttname"><a href="structarmnn_1_1_queue_descriptor.html#a6abd491bb99ffe88bd472c1ae5a1ed1a">armnn::QueueDescriptor::m_Outputs</a></div><div class="ttdeci">std::vector&lt; ITensorHandle * &gt; m_Outputs</div><div class="ttdef"><b>Definition:</b> <a href="_workload_data_8hpp_source.html#l00027">WorkloadData.hpp:27</a></div></div>
-<div class="ttc" id="astructarmnn_1_1_strided_slice_descriptor_html_a6d0384878432cfc9652b7ae8bc59506f"><div class="ttname"><a href="structarmnn_1_1_strided_slice_descriptor.html#a6d0384878432cfc9652b7ae8bc59506f">armnn::StridedSliceDescriptor::m_ShrinkAxisMask</a></div><div class="ttdeci">int32_t m_ShrinkAxisMask</div><div class="ttdoc">Shrink axis mask value. If set, the nth specification shrinks the dimensionality by 1.</div><div class="ttdef"><b>Definition:</b> <a href="_descriptors_8hpp_source.html#l01334">Descriptors.hpp:1334</a></div></div>
+<div class="ttc" id="astructarmnn_1_1_strided_slice_descriptor_html_a6d0384878432cfc9652b7ae8bc59506f"><div class="ttname"><a href="structarmnn_1_1_strided_slice_descriptor.html#a6d0384878432cfc9652b7ae8bc59506f">armnn::StridedSliceDescriptor::m_ShrinkAxisMask</a></div><div class="ttdeci">int32_t m_ShrinkAxisMask</div><div class="ttdoc">Shrink axis mask value. If set, the nth specification shrinks the dimensionality by 1.</div><div class="ttdef"><b>Definition:</b> <a href="_descriptors_8hpp_source.html#l01355">Descriptors.hpp:1355</a></div></div>
 <div class="ttc" id="a_profiling_8hpp_html_a786492a3881a4c760ab1eec2149f4aba"><div class="ttname"><a href="_profiling_8hpp.html#a786492a3881a4c760ab1eec2149f4aba">ARMNN_REPORT_PROFILING_WORKLOAD_DESC</a></div><div class="ttdeci">#define ARMNN_REPORT_PROFILING_WORKLOAD_DESC(name, desc, infos, guid)</div><div class="ttdef"><b>Definition:</b> <a href="_profiling_8hpp_source.html#l00227">Profiling.hpp:227</a></div></div>
-<div class="ttc" id="astructarmnn_1_1_strided_slice_descriptor_html_a0d53caff836b84204adbd1c28752a201"><div class="ttname"><a href="structarmnn_1_1_strided_slice_descriptor.html#a0d53caff836b84204adbd1c28752a201">armnn::StridedSliceDescriptor::m_Stride</a></div><div class="ttdeci">std::vector&lt; int &gt; m_Stride</div><div class="ttdoc">Stride values for the input that will be sliced.</div><div class="ttdef"><b>Definition:</b> <a href="_descriptors_8hpp_source.html#l01325">Descriptors.hpp:1325</a></div></div>
+<div class="ttc" id="astructarmnn_1_1_strided_slice_descriptor_html_a0d53caff836b84204adbd1c28752a201"><div class="ttname"><a href="structarmnn_1_1_strided_slice_descriptor.html#a0d53caff836b84204adbd1c28752a201">armnn::StridedSliceDescriptor::m_Stride</a></div><div class="ttdeci">std::vector&lt; int &gt; m_Stride</div><div class="ttdoc">Stride values for the input that will be sliced.</div><div class="ttdef"><b>Definition:</b> <a href="_descriptors_8hpp_source.html#l01346">Descriptors.hpp:1346</a></div></div>
 <div class="ttc" id="aclassarmnn_1_1_i_cl_tensor_handle_html"><div class="ttname"><a href="classarmnn_1_1_i_cl_tensor_handle.html">armnn::IClTensorHandle</a></div><div class="ttdef"><b>Definition:</b> <a href="_i_cl_tensor_handle_8hpp_source.html#l00013">IClTensorHandle.hpp:13</a></div></div>
-<div class="ttc" id="astructarmnn_1_1_strided_slice_descriptor_html"><div class="ttname"><a href="structarmnn_1_1_strided_slice_descriptor.html">armnn::StridedSliceDescriptor</a></div><div class="ttdoc">A StridedSliceDescriptor for the StridedSliceLayer.</div><div class="ttdef"><b>Definition:</b> <a href="_descriptors_8hpp_source.html#l01282">Descriptors.hpp:1282</a></div></div>
+<div class="ttc" id="astructarmnn_1_1_strided_slice_descriptor_html"><div class="ttname"><a href="structarmnn_1_1_strided_slice_descriptor.html">armnn::StridedSliceDescriptor</a></div><div class="ttdoc">A StridedSliceDescriptor for the StridedSliceLayer.</div><div class="ttdef"><b>Definition:</b> <a href="_descriptors_8hpp_source.html#l01303">Descriptors.hpp:1303</a></div></div>
 <div class="ttc" id="a_tensor_handle_8hpp_html"><div class="ttname"><a href="_tensor_handle_8hpp.html">TensorHandle.hpp</a></div></div>
 <div class="ttc" id="anamespacearmnn_html_a67a0db04d321a74b7e7fcfd3f1a3f70b"><div class="ttname"><a href="namespacearmnn.html#a67a0db04d321a74b7e7fcfd3f1a3f70b">armnn::Status</a></div><div class="ttdeci">Status</div><div class="ttdef"><b>Definition:</b> <a href="_types_8hpp_source.html#l00042">Types.hpp:42</a></div></div>
 <div class="ttc" id="a_cl_tensor_handle_8hpp_html"><div class="ttname"><a href="_cl_tensor_handle_8hpp.html">ClTensorHandle.hpp</a></div></div>
 <div class="ttc" id="aclassarmnn_1_1_base_workload_html_afb8d2c8817c75de9d01a4c0e0d5c160b"><div class="ttname"><a href="classarmnn_1_1_base_workload.html#afb8d2c8817c75de9d01a4c0e0d5c160b">armnn::BaseWorkload&lt; StridedSliceQueueDescriptor &gt;::m_Data</a></div><div class="ttdeci">StridedSliceQueueDescriptor m_Data</div><div class="ttdef"><b>Definition:</b> <a href="_workload_8hpp_source.html#l00089">Workload.hpp:89</a></div></div>
-<div class="ttc" id="anamespacearmnn_html_ad69ffa576a596b9eb20ab6a41420c541"><div class="ttname"><a href="namespacearmnn.html#ad69ffa576a596b9eb20ab6a41420c541">armnn::ConvertMaskToACLFormat</a></div><div class="ttdeci">int32_t ConvertMaskToACLFormat(int32_t mask, int32_t numDim)</div><div class="ttdef"><b>Definition:</b> <a href="_workload_utils_8cpp_source.html#l00286">WorkloadUtils.cpp:286</a></div></div>
+<div class="ttc" id="anamespacearmnn_html_ad69ffa576a596b9eb20ab6a41420c541"><div class="ttname"><a href="namespacearmnn.html#ad69ffa576a596b9eb20ab6a41420c541">armnn::ConvertMaskToACLFormat</a></div><div class="ttdeci">int32_t ConvertMaskToACLFormat(int32_t mask, int32_t numDim)</div><div class="ttdef"><b>Definition:</b> <a href="_workload_utils_8cpp_source.html#l00298">WorkloadUtils.cpp:298</a></div></div>
 <div class="ttc" id="anamespacearmnn_html"><div class="ttname"><a href="namespacearmnn.html">armnn</a></div><div class="ttdoc">Copyright (c) 2021 ARM Limited and Contributors.</div><div class="ttdef"><b>Definition:</b> <a href="01__00__quick__start_8dox_source.html#l00006">01_00_quick_start.dox:6</a></div></div>
 <div class="ttc" id="a_arm_compute_tensor_utils_8hpp_html"><div class="ttname"><a href="_arm_compute_tensor_utils_8hpp.html">ArmComputeTensorUtils.hpp</a></div></div>
-<div class="ttc" id="astructarmnn_1_1_strided_slice_descriptor_html_aa68194dd6258ab5b04123005a066ea25"><div class="ttname"><a href="structarmnn_1_1_strided_slice_descriptor.html#aa68194dd6258ab5b04123005a066ea25">armnn::StridedSliceDescriptor::m_End</a></div><div class="ttdeci">std::vector&lt; int &gt; m_End</div><div class="ttdoc">End values for the input that will be sliced.</div><div class="ttdef"><b>Definition:</b> <a href="_descriptors_8hpp_source.html#l01323">Descriptors.hpp:1323</a></div></div>
+<div class="ttc" id="astructarmnn_1_1_strided_slice_descriptor_html_aa68194dd6258ab5b04123005a066ea25"><div class="ttname"><a href="structarmnn_1_1_strided_slice_descriptor.html#aa68194dd6258ab5b04123005a066ea25">armnn::StridedSliceDescriptor::m_End</a></div><div class="ttdeci">std::vector&lt; int &gt; m_End</div><div class="ttdoc">End values for the input that will be sliced.</div><div class="ttdef"><b>Definition:</b> <a href="_descriptors_8hpp_source.html#l01344">Descriptors.hpp:1344</a></div></div>
 <div class="ttc" id="astructarmnn_1_1_queue_descriptor_html_a4b50e46a6810018f3edecfb68b2a76b3"><div class="ttname"><a href="structarmnn_1_1_queue_descriptor.html#a4b50e46a6810018f3edecfb68b2a76b3">armnn::QueueDescriptor::m_Inputs</a></div><div class="ttdeci">std::vector&lt; ITensorHandle * &gt; m_Inputs</div><div class="ttdef"><b>Definition:</b> <a href="_workload_data_8hpp_source.html#l00026">WorkloadData.hpp:26</a></div></div>
 <!-- start footer part -->
 <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
   <ul>
     <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_0f3cdec46afbc61a1ded8e1687c9c9a0.html">backends</a></li><li class="navelem"><a class="el" href="dir_1ad86c6d39ab715a831555571b9e98a5.html">cl</a></li><li class="navelem"><a class="el" href="dir_2d9c087bc7f49a1d7a25fdc615d2f0c9.html">workloads</a></li><li class="navelem"><a class="el" href="_cl_strided_slice_workload_8cpp.html">ClStridedSliceWorkload.cpp</a></li>
-    <li class="footer">Generated on Tue Aug 22 2023 11:36:59 for Arm NN by
+    <li class="footer">Generated on Wed Nov 22 2023 10:57:07 for Arm NN by
     <a href="http://www.doxygen.org/index.html">
     <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
   </ul>