blob: 14d7b588e101b7359f8c9a340811cd7d4c243c7a [file] [log] [blame]
telsoa014fcda012018-03-09 14:13:49 +00001//
2// Copyright © 2017 Arm Ltd. All rights reserved.
David Beckecb56cd2018-09-05 12:52:57 +01003// SPDX-License-Identifier: MIT
telsoa014fcda012018-03-09 14:13:49 +00004//
5#pragma once
6
Aron Virginas-Tarc9cc8042018-11-01 16:15:57 +00007#include "CpuTensorHandleFwd.hpp"
telsoa014fcda012018-03-09 14:13:49 +00008
Aron Virginas-Tarc9cc8042018-11-01 16:15:57 +00009#include <InternalTypes.hpp>
10
Jim Flynne242f2d2019-05-22 14:24:13 +010011#include <armnn/Deprecated.hpp>
David Beck0dbe0ee2018-09-24 15:59:27 +010012#include <armnn/Descriptors.hpp>
13#include <armnn/Exceptions.hpp>
Aron Virginas-Tarc9cc8042018-11-01 16:15:57 +000014#include <armnn/Types.hpp>
15#include <armnn/Tensor.hpp>
David Beck0dbe0ee2018-09-24 15:59:27 +010016
Aron Virginas-Tarc9cc8042018-11-01 16:15:57 +000017#include <backendsCommon/OutputHandler.hpp>
18#include <backendsCommon/WorkloadInfo.hpp>
telsoa014fcda012018-03-09 14:13:49 +000019
20namespace armnn
21{
22
telsoa01c577f2c2018-08-31 09:22:23 +010023//A helper function that returns the bias data type required for given input data type.
telsoa014fcda012018-03-09 14:13:49 +000024DataType GetBiasDataType(DataType inputDataType);
25
26struct WorkloadInfo;
27
28struct QueueDescriptor
29{
30 std::vector<ITensorHandle*> m_Inputs;
31 std::vector<ITensorHandle*> m_Outputs;
32
33 void ValidateInputsOutputs(const std::string& descName,
34 unsigned int numExpectedIn, unsigned int numExpectedOut) const;
35
36
37protected:
38 ~QueueDescriptor() = default;
39 QueueDescriptor() = default;
40 QueueDescriptor(QueueDescriptor const&) = default;
41 QueueDescriptor& operator=(QueueDescriptor const&) = default;
42};
43
telsoa01c577f2c2018-08-31 09:22:23 +010044// Base class for queue descriptors which contain parameters.
telsoa014fcda012018-03-09 14:13:49 +000045template <typename LayerDescriptor>
46struct QueueDescriptorWithParameters : public QueueDescriptor
47{
48 LayerDescriptor m_Parameters;
49
50protected:
51 ~QueueDescriptorWithParameters() = default;
52 QueueDescriptorWithParameters() = default;
53 QueueDescriptorWithParameters(QueueDescriptorWithParameters const&) = default;
54 QueueDescriptorWithParameters& operator=(QueueDescriptorWithParameters const&) = default;
55};
56
57struct MemCopyQueueDescriptor : QueueDescriptor
58{
59 void Validate(const WorkloadInfo& workloadInfo) const;
60};
61
62using InputQueueDescriptor = MemCopyQueueDescriptor;
63using OutputQueueDescriptor = MemCopyQueueDescriptor;
64
Derek Lambertif674aa02019-08-01 15:56:25 +010065struct MemImportQueueDescriptor : QueueDescriptor
66{
67 void Validate(const WorkloadInfo& workloadInfo) const;
68};
69
70struct MemSyncQueueDescriptor : QueueDescriptor
71{
72 void Validate(const WorkloadInfo& workloadInfo) const;
73};
74
telsoa01c577f2c2018-08-31 09:22:23 +010075// Softmax layer workload data.
telsoa014fcda012018-03-09 14:13:49 +000076struct SoftmaxQueueDescriptor : QueueDescriptorWithParameters<SoftmaxDescriptor>
77{
78 void Validate(const WorkloadInfo& workloadInfo) const;
79};
80
telsoa01c577f2c2018-08-31 09:22:23 +010081// Splitter layer workload data.
telsoa014fcda012018-03-09 14:13:49 +000082struct SplitterQueueDescriptor : QueueDescriptorWithParameters<ViewsDescriptor>
83{
84 struct ViewOrigin
85 {
86 ViewOrigin() {}
87 ViewOrigin(std::vector<unsigned int> const& origin) : m_Origin(origin) {}
88
telsoa01c577f2c2018-08-31 09:22:23 +010089 //View origin (size of the vector is the same as number of dimensions of the view).
telsoa014fcda012018-03-09 14:13:49 +000090 std::vector<unsigned int> m_Origin;
91 };
92
telsoa01c577f2c2018-08-31 09:22:23 +010093 //View defines a tensor that will be carved from the input tensor.
94 //View origins are stored here, the extents are defined by sizes of the output tensors.
telsoa014fcda012018-03-09 14:13:49 +000095 std::vector<ViewOrigin> m_ViewOrigins;
96
97 void Validate(const WorkloadInfo& workloadInfo) const;
98};
99
Jim Flynne242f2d2019-05-22 14:24:13 +0100100// Concat layer workload data.
101struct ConcatQueueDescriptor : QueueDescriptorWithParameters<OriginsDescriptor>
telsoa014fcda012018-03-09 14:13:49 +0000102{
103 struct ViewOrigin
104 {
105 ViewOrigin() {}
106 ViewOrigin(const std::vector<unsigned int>& origin) : m_Origin(origin) {}
107
telsoa01c577f2c2018-08-31 09:22:23 +0100108 //View origin (size of the vector is the same as number of dimensions of the view).
telsoa014fcda012018-03-09 14:13:49 +0000109 std::vector<unsigned int> m_Origin;
110 };
111
telsoa01c577f2c2018-08-31 09:22:23 +0100112 //View defines a sub-area of the output tensor that will be filled with the corresponding input tensor.
113 //View origins are stored here, the extents are defined by sizes of the input tensors.
telsoa014fcda012018-03-09 14:13:49 +0000114 std::vector<ViewOrigin> m_ViewOrigins;
115
116 void Validate(const WorkloadInfo& workloadInfo) const;
117};
118
Jim Flynne242f2d2019-05-22 14:24:13 +0100119// Deprecated. Use ConcatQueueDescriptor instead
120using MergerQueueDescriptor = ConcatQueueDescriptor;
121
Matthew Jackson2b8c1da2019-07-04 14:59:16 +0100122// Stack layer workload data.
123struct StackQueueDescriptor : QueueDescriptorWithParameters<StackDescriptor>
124{
125 void Validate(const WorkloadInfo& workloadInfo) const;
126};
127
telsoa01c577f2c2018-08-31 09:22:23 +0100128// Activation layer workload data.
telsoa014fcda012018-03-09 14:13:49 +0000129struct ActivationQueueDescriptor : QueueDescriptorWithParameters<ActivationDescriptor>
130{
131 void Validate(const WorkloadInfo& workloadInfo) const;
132};
133
Nikhil Rajee391d52019-09-05 17:50:44 +0100134struct ArgMinMaxQueueDescriptor : QueueDescriptorWithParameters<ArgMinMaxDescriptor>
135{
136 void Validate(const WorkloadInfo& workloadInfo) const;
137};
138
telsoa01c577f2c2018-08-31 09:22:23 +0100139// Fully connected layer workload data.
telsoa014fcda012018-03-09 14:13:49 +0000140struct FullyConnectedQueueDescriptor : QueueDescriptorWithParameters<FullyConnectedDescriptor>
141{
142 FullyConnectedQueueDescriptor()
143 : m_Weight(nullptr)
144 , m_Bias(nullptr)
145 {
146 }
147
148 const ConstCpuTensorHandle* m_Weight;
149 const ConstCpuTensorHandle* m_Bias;
150
151 void Validate(const WorkloadInfo& workloadInfo) const;
152};
153
telsoa01c577f2c2018-08-31 09:22:23 +0100154// Permute layer workload data.
telsoa014fcda012018-03-09 14:13:49 +0000155struct PermuteQueueDescriptor : QueueDescriptorWithParameters<PermuteDescriptor>
156{
157 void Validate(const WorkloadInfo& workloadInfo) const;
158};
159
telsoa01c577f2c2018-08-31 09:22:23 +0100160// Pooling 2D layer workload data.
telsoa014fcda012018-03-09 14:13:49 +0000161struct Pooling2dQueueDescriptor : QueueDescriptorWithParameters<Pooling2dDescriptor>
162{
163 void Validate(const WorkloadInfo& workloadInfo) const;
164};
165
telsoa01c577f2c2018-08-31 09:22:23 +0100166// Convolution 2D layer workload data.
telsoa014fcda012018-03-09 14:13:49 +0000167struct Convolution2dQueueDescriptor : QueueDescriptorWithParameters<Convolution2dDescriptor>
168{
169 Convolution2dQueueDescriptor()
170 : m_Weight(nullptr)
171 , m_Bias(nullptr)
172 {
173 }
174
175 const ConstCpuTensorHandle* m_Weight;
176 const ConstCpuTensorHandle* m_Bias;
177
178 void Validate(const WorkloadInfo& workloadInfo) const;
179};
180
telsoa01c577f2c2018-08-31 09:22:23 +0100181// Depthwise Convolution 2D layer workload data.
telsoa014fcda012018-03-09 14:13:49 +0000182struct DepthwiseConvolution2dQueueDescriptor : QueueDescriptorWithParameters<DepthwiseConvolution2dDescriptor>
183{
184 DepthwiseConvolution2dQueueDescriptor()
185 : m_Weight(nullptr)
186 , m_Bias(nullptr)
187 {
188 }
189
190 const ConstCpuTensorHandle* m_Weight;
191 const ConstCpuTensorHandle* m_Bias;
192
193 void Validate(const WorkloadInfo& workloadInfo) const;
194};
195
Narumol Prangnawarat94dd5d82019-01-23 18:06:26 +0000196struct DetectionPostProcessQueueDescriptor : QueueDescriptorWithParameters<DetectionPostProcessDescriptor>
197{
Narumol Prangnawaratbc67cef2019-01-31 15:31:54 +0000198 DetectionPostProcessQueueDescriptor()
199 : m_Anchors(nullptr)
200 {
201 }
202
203 const ConstCpuTensorHandle* m_Anchors;
204
Narumol Prangnawarat94dd5d82019-01-23 18:06:26 +0000205 void Validate(const WorkloadInfo& workloadInfo) const;
206};
207
telsoa01c577f2c2018-08-31 09:22:23 +0100208// Normalization layer workload data.
telsoa014fcda012018-03-09 14:13:49 +0000209struct NormalizationQueueDescriptor : QueueDescriptorWithParameters<NormalizationDescriptor>
210{
211 void Validate(const WorkloadInfo& workloadInfo) const;
212};
213
telsoa01c577f2c2018-08-31 09:22:23 +0100214// Add layer workload data.
telsoa014fcda012018-03-09 14:13:49 +0000215struct AdditionQueueDescriptor : QueueDescriptor
216{
217 void Validate(const WorkloadInfo& workloadInfo) const;
218};
219
telsoa01c577f2c2018-08-31 09:22:23 +0100220// Multiplication layer workload data.
telsoa014fcda012018-03-09 14:13:49 +0000221struct MultiplicationQueueDescriptor : QueueDescriptor
222{
223 void Validate(const WorkloadInfo& workloadInfo) const;
224};
225
Francis Murtaghe7a86a42018-08-29 12:42:10 +0100226// Division layer workload data.
227struct DivisionQueueDescriptor : QueueDescriptor
228{
229 void Validate(const WorkloadInfo& workloadInfo) const;
230};
231
David Beckc2044fe2018-09-05 15:00:38 +0100232// Subtraction layer workload data.
233struct SubtractionQueueDescriptor : QueueDescriptor
234{
235 void Validate(const WorkloadInfo& workloadInfo) const;
236};
237
Nattapat Chaimanowong5a4304a2018-11-28 10:44:37 +0000238// Maximum layer workload data.
239struct MaximumQueueDescriptor : QueueDescriptor
240{
241 void Validate(const WorkloadInfo& workloadInfo) const;
242};
243
narpra01a6bf9122018-09-10 09:50:09 +0100244// Mean layer workload data.
narpra0132b90462018-09-13 11:07:48 +0100245struct MeanQueueDescriptor : QueueDescriptorWithParameters<MeanDescriptor>
narpra01a6bf9122018-09-10 09:50:09 +0100246{
247 void Validate(const WorkloadInfo& workloadInfo) const;
248};
249
jimfly012c9322a2018-09-19 10:59:49 +0100250// Pad layer workload data
251struct PadQueueDescriptor : QueueDescriptorWithParameters<PadDescriptor>
252{
253 void Validate(const WorkloadInfo& workloadInfo) const;
254};
255
Derek Lambertia9cca6a2019-03-25 15:41:58 +0000256struct QuantizeQueueDescriptor : QueueDescriptor
257{
258 void Validate(const WorkloadInfo& workloadInfo) const;
259};
260
FrancisMurtagh20995952018-12-17 12:11:36 +0000261// Equal layer workload data
262struct EqualQueueDescriptor : QueueDescriptor
263{
264 void Validate(const WorkloadInfo& workloadInfo) const;
265};
266
telsoa01c577f2c2018-08-31 09:22:23 +0100267// Batch norm layer workload data.
telsoa014fcda012018-03-09 14:13:49 +0000268struct BatchNormalizationQueueDescriptor : QueueDescriptorWithParameters<BatchNormalizationDescriptor>
269{
270 BatchNormalizationQueueDescriptor()
271 : m_Mean(nullptr)
272 , m_Variance(nullptr)
273 , m_Beta(nullptr)
274 , m_Gamma(nullptr)
275 {
276 }
277
278 const ConstCpuTensorHandle* m_Mean;
279 const ConstCpuTensorHandle* m_Variance;
280 const ConstCpuTensorHandle* m_Beta;
281 const ConstCpuTensorHandle* m_Gamma;
282
283 void Validate(const WorkloadInfo& workloadInfo) const;
284};
285
286struct ResizeBilinearQueueDescriptor : QueueDescriptorWithParameters<ResizeBilinearDescriptor>
287{
288 void Validate(const WorkloadInfo& workloadInfo) const;
289};
290
Teresa Charlina9075df2019-06-27 15:41:57 +0100291struct ResizeQueueDescriptor : QueueDescriptorWithParameters<ResizeDescriptor>
292{
293 void Validate(const WorkloadInfo& workloadInfo) const;
294};
295
telsoa014fcda012018-03-09 14:13:49 +0000296struct FakeQuantizationQueueDescriptor : QueueDescriptorWithParameters<FakeQuantizationDescriptor>
297{
298 FakeQuantizationQueueDescriptor()
299 : m_Min(nullptr)
300 , m_Max(nullptr)
301 {
302 }
303
304 const ConstCpuTensorHandle* m_Min;
305 const ConstCpuTensorHandle* m_Max;
306
307 void Validate(const WorkloadInfo& workloadInfo) const;
308};
309
Kevin Mayce5045a2019-10-02 14:07:47 +0100310struct InstanceNormalizationQueueDescriptor : QueueDescriptorWithParameters<InstanceNormalizationDescriptor>
311{
312 InstanceNormalizationQueueDescriptor()
313 : m_Beta(nullptr)
314 , m_Eps(nullptr)
315 , m_Gamma(nullptr)
316 {
317 }
318
319 const ConstCpuTensorHandle* m_Beta;
320 const ConstCpuTensorHandle* m_Eps;
321 const ConstCpuTensorHandle* m_Gamma;
322 void Validate(const WorkloadInfo& workloadInfo) const;
323};
324
Matteo Martincighbcd3c852018-09-28 14:14:12 +0100325struct L2NormalizationQueueDescriptor : QueueDescriptorWithParameters<L2NormalizationDescriptor>
telsoa014fcda012018-03-09 14:13:49 +0000326{
327 void Validate(const WorkloadInfo& workloadInfo) const;
328};
329
330struct ConstantQueueDescriptor : QueueDescriptor
331{
332 ConstantQueueDescriptor()
333 : m_LayerOutput(nullptr)
334 {
335 }
336
337 const ConstCpuTensorHandle* m_LayerOutput;
338
339 void Validate(const WorkloadInfo& workloadInfo) const;
340};
341
342struct ReshapeQueueDescriptor : QueueDescriptorWithParameters<ReshapeDescriptor>
343{
344 void Validate(const WorkloadInfo& workloadInfo) const;
345};
346
Nattapat Chaimanowong207ef9a2018-11-02 10:57:25 +0000347struct SpaceToBatchNdQueueDescriptor : QueueDescriptorWithParameters<SpaceToBatchNdDescriptor>
348{
349 void Validate(const WorkloadInfo& workloadInfo) const;
350};
351
Aron Virginas-Tar972af152019-06-11 14:14:03 +0100352struct SpaceToDepthQueueDescriptor : QueueDescriptorWithParameters<SpaceToDepthDescriptor>
353{
354 void Validate(const WorkloadInfo& workloadInfo) const;
355};
356
telsoa014fcda012018-03-09 14:13:49 +0000357struct FloorQueueDescriptor : QueueDescriptor
358{
359 void Validate(const WorkloadInfo& workloadInfo) const;
360};
361
telsoa01c577f2c2018-08-31 09:22:23 +0100362struct LstmQueueDescriptor : QueueDescriptorWithParameters<LstmDescriptor>
363{
364 LstmQueueDescriptor()
365 : m_InputToInputWeights(nullptr)
366 , m_InputToForgetWeights(nullptr)
367 , m_InputToCellWeights(nullptr)
368 , m_InputToOutputWeights(nullptr)
369 , m_RecurrentToInputWeights(nullptr)
370 , m_RecurrentToForgetWeights(nullptr)
371 , m_RecurrentToCellWeights(nullptr)
372 , m_RecurrentToOutputWeights(nullptr)
373 , m_CellToInputWeights(nullptr)
374 , m_CellToForgetWeights(nullptr)
375 , m_CellToOutputWeights(nullptr)
376 , m_InputGateBias(nullptr)
377 , m_ForgetGateBias(nullptr)
378 , m_CellBias(nullptr)
379 , m_OutputGateBias(nullptr)
380 , m_ProjectionWeights(nullptr)
381 , m_ProjectionBias(nullptr)
Jan Eilers38e05bd2019-06-26 13:10:09 +0100382 , m_InputLayerNormWeights(nullptr)
383 , m_ForgetLayerNormWeights(nullptr)
384 , m_CellLayerNormWeights(nullptr)
385 , m_OutputLayerNormWeights(nullptr)
telsoa01c577f2c2018-08-31 09:22:23 +0100386 {
387 }
388
389 const ConstCpuTensorHandle* m_InputToInputWeights;
390 const ConstCpuTensorHandle* m_InputToForgetWeights;
391 const ConstCpuTensorHandle* m_InputToCellWeights;
392 const ConstCpuTensorHandle* m_InputToOutputWeights;
393 const ConstCpuTensorHandle* m_RecurrentToInputWeights;
394 const ConstCpuTensorHandle* m_RecurrentToForgetWeights;
395 const ConstCpuTensorHandle* m_RecurrentToCellWeights;
396 const ConstCpuTensorHandle* m_RecurrentToOutputWeights;
397 const ConstCpuTensorHandle* m_CellToInputWeights;
398 const ConstCpuTensorHandle* m_CellToForgetWeights;
399 const ConstCpuTensorHandle* m_CellToOutputWeights;
400 const ConstCpuTensorHandle* m_InputGateBias;
401 const ConstCpuTensorHandle* m_ForgetGateBias;
402 const ConstCpuTensorHandle* m_CellBias;
403 const ConstCpuTensorHandle* m_OutputGateBias;
404 const ConstCpuTensorHandle* m_ProjectionWeights;
405 const ConstCpuTensorHandle* m_ProjectionBias;
Jan Eilers38e05bd2019-06-26 13:10:09 +0100406 const ConstCpuTensorHandle* m_InputLayerNormWeights;
407 const ConstCpuTensorHandle* m_ForgetLayerNormWeights;
408 const ConstCpuTensorHandle* m_CellLayerNormWeights;
409 const ConstCpuTensorHandle* m_OutputLayerNormWeights;
telsoa01c577f2c2018-08-31 09:22:23 +0100410
411 void Validate(const WorkloadInfo& workloadInfo) const;
412};
413
414struct ConvertFp16ToFp32QueueDescriptor : QueueDescriptor
415{
416 void Validate(const WorkloadInfo& workloadInfo) const;
417};
418
419struct ConvertFp32ToFp16QueueDescriptor : QueueDescriptor
420{
421 void Validate(const WorkloadInfo& workloadInfo) const;
422};
423
Éanna Ó Catháin4e1e1362018-11-12 11:36:34 +0000424struct BatchToSpaceNdQueueDescriptor : QueueDescriptorWithParameters<BatchToSpaceNdDescriptor>
425{
426 void Validate(const WorkloadInfo& workloadInfo) const;
427};
Conor Kennedy430b5d82018-11-14 15:28:28 +0000428
429struct StridedSliceQueueDescriptor : QueueDescriptorWithParameters<StridedSliceDescriptor>
430{
431 void Validate(const WorkloadInfo& workloadInfo) const;
432};
433
Éanna Ó Catháin20e58802018-12-04 10:29:06 +0000434// Minimum layer workload data.
kevmay0190539692018-11-29 08:40:19 +0000435struct MinimumQueueDescriptor : QueueDescriptor
436{
437 void Validate(const WorkloadInfo& workloadInfo) const;
438};
439
Matteo Martincigh59a950c2018-12-13 12:48:25 +0000440struct GreaterQueueDescriptor : QueueDescriptor
441{
442 void Validate(const WorkloadInfo& workloadInfo) const;
443};
444
Nattapat Chaimanowong964e9552019-03-26 11:03:26 +0000445struct DebugQueueDescriptor : QueueDescriptor
Nattapat Chaimanowonga9a1cf12018-12-03 16:06:49 +0000446{
447 void Validate(const WorkloadInfo& workloadInfo) const;
Nattapat Chaimanowong964e9552019-03-26 11:03:26 +0000448
449 LayerGuid m_Guid;
450 std::string m_LayerName;
451 unsigned int m_SlotIndex;
Nattapat Chaimanowonga9a1cf12018-12-03 16:06:49 +0000452};
453
Mohamed Nour Abouelseouda1d3c6a2018-12-27 12:39:16 +0000454struct RsqrtQueueDescriptor : QueueDescriptor
455{
456 void Validate(const WorkloadInfo& workloadInfo) const;
457};
458
narpra01b89b05f2019-01-16 09:53:09 +0000459struct GatherQueueDescriptor : QueueDescriptor
460{
461 void Validate(const WorkloadInfo& workloadInfo) const;
462};
463
Matteo Martincigh49124022019-01-11 13:25:59 +0000464struct PreCompiledQueueDescriptor : QueueDescriptorWithParameters<PreCompiledDescriptor>
465{
466 PreCompiledQueueDescriptor()
467 : m_PreCompiledObject(nullptr)
468 {
469 }
470
Matteo Martincigh7997a352019-04-17 15:37:30 +0100471 void* m_PreCompiledObject;
Matteo Martincigh49124022019-01-11 13:25:59 +0000472
473 void Validate(const WorkloadInfo& workloadInfo) const;
474};
475
Nattapat Chaimanowonge4294fd2019-03-28 09:56:53 +0000476struct DequantizeQueueDescriptor : QueueDescriptor
477{
478 void Validate(const WorkloadInfo& workloadInfo) const;
479};
480
Nattapat Chaimanowong1f886302019-04-05 13:37:19 +0100481struct MergeQueueDescriptor : QueueDescriptor
482{
483 void Validate(const WorkloadInfo& workloadInfo) const;
484};
485
Sadik Armaganeff363d2019-04-05 15:25:46 +0100486struct SwitchQueueDescriptor : QueueDescriptor
487{
488 void Validate(const WorkloadInfo& workloadInfo) const;
489};
490
Matteo Martincigh0e406ee2019-06-12 15:42:18 +0100491struct PreluQueueDescriptor : QueueDescriptor
492{
493 void Validate(const WorkloadInfo& workloadInfo) const;
494};
495
Aron Virginas-Tar639fb042019-06-20 14:28:19 +0100496struct TransposeConvolution2dQueueDescriptor : QueueDescriptorWithParameters<TransposeConvolution2dDescriptor>
497{
498 TransposeConvolution2dQueueDescriptor() :
499 m_Weight(nullptr),
500 m_Bias(nullptr)
501 {}
502
503 const ConstCpuTensorHandle* m_Weight;
504 const ConstCpuTensorHandle* m_Bias;
505
506 void Validate(const WorkloadInfo& workloadInfo) const;
507};
508
James Conroyee18dc82019-07-17 11:27:46 +0100509struct QuantizedLstmQueueDescriptor : QueueDescriptor
510{
511 QuantizedLstmQueueDescriptor()
512 : m_InputToInputWeights(nullptr)
513 , m_InputToForgetWeights(nullptr)
514 , m_InputToCellWeights(nullptr)
515 , m_InputToOutputWeights(nullptr)
516
517 , m_RecurrentToInputWeights(nullptr)
518 , m_RecurrentToForgetWeights(nullptr)
519 , m_RecurrentToCellWeights(nullptr)
520 , m_RecurrentToOutputWeights(nullptr)
521
522 , m_InputGateBias(nullptr)
523 , m_ForgetGateBias(nullptr)
524 , m_CellBias(nullptr)
525 , m_OutputGateBias(nullptr)
526 {}
527
528 const ConstCpuTensorHandle* m_InputToInputWeights;
529 const ConstCpuTensorHandle* m_InputToForgetWeights;
530 const ConstCpuTensorHandle* m_InputToCellWeights;
531 const ConstCpuTensorHandle* m_InputToOutputWeights;
532
533 const ConstCpuTensorHandle* m_RecurrentToInputWeights;
534 const ConstCpuTensorHandle* m_RecurrentToForgetWeights;
535 const ConstCpuTensorHandle* m_RecurrentToCellWeights;
536 const ConstCpuTensorHandle* m_RecurrentToOutputWeights;
537
538 const ConstCpuTensorHandle* m_InputGateBias;
539 const ConstCpuTensorHandle* m_ForgetGateBias;
540 const ConstCpuTensorHandle* m_CellBias;
541 const ConstCpuTensorHandle* m_OutputGateBias;
542
543 void Validate(const WorkloadInfo& workloadInfo) const;
544};
545
Kevin May868eb142019-09-04 17:29:31 +0100546struct AbsQueueDescriptor : QueueDescriptor
547{
548 void Validate(const WorkloadInfo& workloadInfo) const;
549};
550
Aron Virginas-Tar636ab402019-09-16 14:27:45 +0100551struct SliceQueueDescriptor : QueueDescriptorWithParameters<SliceDescriptor>
552{
553 void Validate(const WorkloadInfo& workloadInfo) const;
554};
555
Aron Virginas-Tardd6247f2019-09-19 14:31:17 +0100556struct DepthToSpaceQueueDescriptor : QueueDescriptorWithParameters<DepthToSpaceDescriptor>
557{
558 void Validate(const WorkloadInfo& workloadInfo) const;
559};
560
Aron Virginas-Tar636ab402019-09-16 14:27:45 +0100561} // namespace armnn