blob: e44eba71af22bb31cbc5b63256abfb0bbd4c93ab [file] [log] [blame]
telsoa014fcda012018-03-09 14:13:49 +00001//
2// Copyright © 2017 Arm Ltd. All rights reserved.
David Beckecb56cd2018-09-05 12:52:57 +01003// SPDX-License-Identifier: MIT
telsoa014fcda012018-03-09 14:13:49 +00004//
5#pragma once
6
Aron Virginas-Tarc9cc8042018-11-01 16:15:57 +00007#include "CpuTensorHandleFwd.hpp"
telsoa014fcda012018-03-09 14:13:49 +00008#include "WorkloadDataFwd.hpp"
9
Aron Virginas-Tarc9cc8042018-11-01 16:15:57 +000010#include <InternalTypes.hpp>
11
David Beck0dbe0ee2018-09-24 15:59:27 +010012#include <armnn/Descriptors.hpp>
13#include <armnn/Exceptions.hpp>
Aron Virginas-Tarc9cc8042018-11-01 16:15:57 +000014#include <armnn/Types.hpp>
15#include <armnn/Tensor.hpp>
David Beck0dbe0ee2018-09-24 15:59:27 +010016
Aron Virginas-Tarc9cc8042018-11-01 16:15:57 +000017#include <backendsCommon/OutputHandler.hpp>
18#include <backendsCommon/WorkloadInfo.hpp>
telsoa014fcda012018-03-09 14:13:49 +000019
20namespace armnn
21{
22
telsoa01c577f2c2018-08-31 09:22:23 +010023//A helper function that returns the bias data type required for given input data type.
telsoa014fcda012018-03-09 14:13:49 +000024DataType GetBiasDataType(DataType inputDataType);
25
26struct WorkloadInfo;
27
28struct QueueDescriptor
29{
30 std::vector<ITensorHandle*> m_Inputs;
31 std::vector<ITensorHandle*> m_Outputs;
32
33 void ValidateInputsOutputs(const std::string& descName,
34 unsigned int numExpectedIn, unsigned int numExpectedOut) const;
35
36
37protected:
38 ~QueueDescriptor() = default;
39 QueueDescriptor() = default;
40 QueueDescriptor(QueueDescriptor const&) = default;
41 QueueDescriptor& operator=(QueueDescriptor const&) = default;
42};
43
telsoa01c577f2c2018-08-31 09:22:23 +010044// Base class for queue descriptors which contain parameters.
telsoa014fcda012018-03-09 14:13:49 +000045template <typename LayerDescriptor>
46struct QueueDescriptorWithParameters : public QueueDescriptor
47{
48 LayerDescriptor m_Parameters;
49
50protected:
51 ~QueueDescriptorWithParameters() = default;
52 QueueDescriptorWithParameters() = default;
53 QueueDescriptorWithParameters(QueueDescriptorWithParameters const&) = default;
54 QueueDescriptorWithParameters& operator=(QueueDescriptorWithParameters const&) = default;
55};
56
57struct MemCopyQueueDescriptor : QueueDescriptor
58{
59 void Validate(const WorkloadInfo& workloadInfo) const;
60};
61
62using InputQueueDescriptor = MemCopyQueueDescriptor;
63using OutputQueueDescriptor = MemCopyQueueDescriptor;
64
telsoa01c577f2c2018-08-31 09:22:23 +010065// Softmax layer workload data.
telsoa014fcda012018-03-09 14:13:49 +000066struct SoftmaxQueueDescriptor : QueueDescriptorWithParameters<SoftmaxDescriptor>
67{
68 void Validate(const WorkloadInfo& workloadInfo) const;
69};
70
telsoa01c577f2c2018-08-31 09:22:23 +010071// Splitter layer workload data.
telsoa014fcda012018-03-09 14:13:49 +000072struct SplitterQueueDescriptor : QueueDescriptorWithParameters<ViewsDescriptor>
73{
74 struct ViewOrigin
75 {
76 ViewOrigin() {}
77 ViewOrigin(std::vector<unsigned int> const& origin) : m_Origin(origin) {}
78
telsoa01c577f2c2018-08-31 09:22:23 +010079 //View origin (size of the vector is the same as number of dimensions of the view).
telsoa014fcda012018-03-09 14:13:49 +000080 std::vector<unsigned int> m_Origin;
81 };
82
telsoa01c577f2c2018-08-31 09:22:23 +010083 //View defines a tensor that will be carved from the input tensor.
84 //View origins are stored here, the extents are defined by sizes of the output tensors.
telsoa014fcda012018-03-09 14:13:49 +000085 std::vector<ViewOrigin> m_ViewOrigins;
86
87 void Validate(const WorkloadInfo& workloadInfo) const;
88};
89
telsoa01c577f2c2018-08-31 09:22:23 +010090// Merger layer workload data.
telsoa014fcda012018-03-09 14:13:49 +000091struct MergerQueueDescriptor : QueueDescriptorWithParameters<OriginsDescriptor>
92{
93 struct ViewOrigin
94 {
95 ViewOrigin() {}
96 ViewOrigin(const std::vector<unsigned int>& origin) : m_Origin(origin) {}
97
telsoa01c577f2c2018-08-31 09:22:23 +010098 //View origin (size of the vector is the same as number of dimensions of the view).
telsoa014fcda012018-03-09 14:13:49 +000099 std::vector<unsigned int> m_Origin;
100 };
101
telsoa01c577f2c2018-08-31 09:22:23 +0100102 //View defines a sub-area of the output tensor that will be filled with the corresponding input tensor.
103 //View origins are stored here, the extents are defined by sizes of the input tensors.
telsoa014fcda012018-03-09 14:13:49 +0000104 std::vector<ViewOrigin> m_ViewOrigins;
105
106 void Validate(const WorkloadInfo& workloadInfo) const;
107};
108
telsoa01c577f2c2018-08-31 09:22:23 +0100109// Activation layer workload data.
telsoa014fcda012018-03-09 14:13:49 +0000110struct ActivationQueueDescriptor : QueueDescriptorWithParameters<ActivationDescriptor>
111{
112 void Validate(const WorkloadInfo& workloadInfo) const;
113};
114
telsoa01c577f2c2018-08-31 09:22:23 +0100115// Fully connected layer workload data.
telsoa014fcda012018-03-09 14:13:49 +0000116struct FullyConnectedQueueDescriptor : QueueDescriptorWithParameters<FullyConnectedDescriptor>
117{
118 FullyConnectedQueueDescriptor()
119 : m_Weight(nullptr)
120 , m_Bias(nullptr)
121 {
122 }
123
124 const ConstCpuTensorHandle* m_Weight;
125 const ConstCpuTensorHandle* m_Bias;
126
127 void Validate(const WorkloadInfo& workloadInfo) const;
128};
129
telsoa01c577f2c2018-08-31 09:22:23 +0100130// Permute layer workload data.
telsoa014fcda012018-03-09 14:13:49 +0000131struct PermuteQueueDescriptor : QueueDescriptorWithParameters<PermuteDescriptor>
132{
133 void Validate(const WorkloadInfo& workloadInfo) const;
134};
135
telsoa01c577f2c2018-08-31 09:22:23 +0100136// Pooling 2D layer workload data.
telsoa014fcda012018-03-09 14:13:49 +0000137struct Pooling2dQueueDescriptor : QueueDescriptorWithParameters<Pooling2dDescriptor>
138{
139 void Validate(const WorkloadInfo& workloadInfo) const;
140};
141
telsoa01c577f2c2018-08-31 09:22:23 +0100142// Convolution 2D layer workload data.
telsoa014fcda012018-03-09 14:13:49 +0000143struct Convolution2dQueueDescriptor : QueueDescriptorWithParameters<Convolution2dDescriptor>
144{
145 Convolution2dQueueDescriptor()
146 : m_Weight(nullptr)
147 , m_Bias(nullptr)
148 {
149 }
150
151 const ConstCpuTensorHandle* m_Weight;
152 const ConstCpuTensorHandle* m_Bias;
153
154 void Validate(const WorkloadInfo& workloadInfo) const;
155};
156
telsoa01c577f2c2018-08-31 09:22:23 +0100157// Depthwise Convolution 2D layer workload data.
telsoa014fcda012018-03-09 14:13:49 +0000158struct DepthwiseConvolution2dQueueDescriptor : QueueDescriptorWithParameters<DepthwiseConvolution2dDescriptor>
159{
160 DepthwiseConvolution2dQueueDescriptor()
161 : m_Weight(nullptr)
162 , m_Bias(nullptr)
163 {
164 }
165
166 const ConstCpuTensorHandle* m_Weight;
167 const ConstCpuTensorHandle* m_Bias;
168
169 void Validate(const WorkloadInfo& workloadInfo) const;
170};
171
Narumol Prangnawarat94dd5d82019-01-23 18:06:26 +0000172struct DetectionPostProcessQueueDescriptor : QueueDescriptorWithParameters<DetectionPostProcessDescriptor>
173{
174 void Validate(const WorkloadInfo& workloadInfo) const;
175};
176
telsoa01c577f2c2018-08-31 09:22:23 +0100177// Normalization layer workload data.
telsoa014fcda012018-03-09 14:13:49 +0000178struct NormalizationQueueDescriptor : QueueDescriptorWithParameters<NormalizationDescriptor>
179{
180 void Validate(const WorkloadInfo& workloadInfo) const;
181};
182
telsoa01c577f2c2018-08-31 09:22:23 +0100183// Add layer workload data.
telsoa014fcda012018-03-09 14:13:49 +0000184struct AdditionQueueDescriptor : QueueDescriptor
185{
186 void Validate(const WorkloadInfo& workloadInfo) const;
187};
188
telsoa01c577f2c2018-08-31 09:22:23 +0100189// Multiplication layer workload data.
telsoa014fcda012018-03-09 14:13:49 +0000190struct MultiplicationQueueDescriptor : QueueDescriptor
191{
192 void Validate(const WorkloadInfo& workloadInfo) const;
193};
194
Francis Murtaghe7a86a42018-08-29 12:42:10 +0100195// Division layer workload data.
196struct DivisionQueueDescriptor : QueueDescriptor
197{
198 void Validate(const WorkloadInfo& workloadInfo) const;
199};
200
David Beckc2044fe2018-09-05 15:00:38 +0100201// Subtraction layer workload data.
202struct SubtractionQueueDescriptor : QueueDescriptor
203{
204 void Validate(const WorkloadInfo& workloadInfo) const;
205};
206
Nattapat Chaimanowong5a4304a2018-11-28 10:44:37 +0000207// Maximum layer workload data.
208struct MaximumQueueDescriptor : QueueDescriptor
209{
210 void Validate(const WorkloadInfo& workloadInfo) const;
211};
212
narpra01a6bf9122018-09-10 09:50:09 +0100213// Mean layer workload data.
narpra0132b90462018-09-13 11:07:48 +0100214struct MeanQueueDescriptor : QueueDescriptorWithParameters<MeanDescriptor>
narpra01a6bf9122018-09-10 09:50:09 +0100215{
216 void Validate(const WorkloadInfo& workloadInfo) const;
217};
218
jimfly012c9322a2018-09-19 10:59:49 +0100219// Pad layer workload data
220struct PadQueueDescriptor : QueueDescriptorWithParameters<PadDescriptor>
221{
222 void Validate(const WorkloadInfo& workloadInfo) const;
223};
224
FrancisMurtagh20995952018-12-17 12:11:36 +0000225// Equal layer workload data
226struct EqualQueueDescriptor : QueueDescriptor
227{
228 void Validate(const WorkloadInfo& workloadInfo) const;
229};
230
telsoa01c577f2c2018-08-31 09:22:23 +0100231// Batch norm layer workload data.
telsoa014fcda012018-03-09 14:13:49 +0000232struct BatchNormalizationQueueDescriptor : QueueDescriptorWithParameters<BatchNormalizationDescriptor>
233{
234 BatchNormalizationQueueDescriptor()
235 : m_Mean(nullptr)
236 , m_Variance(nullptr)
237 , m_Beta(nullptr)
238 , m_Gamma(nullptr)
239 {
240 }
241
242 const ConstCpuTensorHandle* m_Mean;
243 const ConstCpuTensorHandle* m_Variance;
244 const ConstCpuTensorHandle* m_Beta;
245 const ConstCpuTensorHandle* m_Gamma;
246
247 void Validate(const WorkloadInfo& workloadInfo) const;
248};
249
250struct ResizeBilinearQueueDescriptor : QueueDescriptorWithParameters<ResizeBilinearDescriptor>
251{
252 void Validate(const WorkloadInfo& workloadInfo) const;
253};
254
255struct FakeQuantizationQueueDescriptor : QueueDescriptorWithParameters<FakeQuantizationDescriptor>
256{
257 FakeQuantizationQueueDescriptor()
258 : m_Min(nullptr)
259 , m_Max(nullptr)
260 {
261 }
262
263 const ConstCpuTensorHandle* m_Min;
264 const ConstCpuTensorHandle* m_Max;
265
266 void Validate(const WorkloadInfo& workloadInfo) const;
267};
268
Matteo Martincighbcd3c852018-09-28 14:14:12 +0100269struct L2NormalizationQueueDescriptor : QueueDescriptorWithParameters<L2NormalizationDescriptor>
telsoa014fcda012018-03-09 14:13:49 +0000270{
271 void Validate(const WorkloadInfo& workloadInfo) const;
272};
273
274struct ConstantQueueDescriptor : QueueDescriptor
275{
276 ConstantQueueDescriptor()
277 : m_LayerOutput(nullptr)
278 {
279 }
280
281 const ConstCpuTensorHandle* m_LayerOutput;
282
283 void Validate(const WorkloadInfo& workloadInfo) const;
284};
285
286struct ReshapeQueueDescriptor : QueueDescriptorWithParameters<ReshapeDescriptor>
287{
288 void Validate(const WorkloadInfo& workloadInfo) const;
289};
290
Nattapat Chaimanowong207ef9a2018-11-02 10:57:25 +0000291struct SpaceToBatchNdQueueDescriptor : QueueDescriptorWithParameters<SpaceToBatchNdDescriptor>
292{
293 void Validate(const WorkloadInfo& workloadInfo) const;
294};
295
telsoa014fcda012018-03-09 14:13:49 +0000296struct FloorQueueDescriptor : QueueDescriptor
297{
298 void Validate(const WorkloadInfo& workloadInfo) const;
299};
300
telsoa01c577f2c2018-08-31 09:22:23 +0100301struct LstmQueueDescriptor : QueueDescriptorWithParameters<LstmDescriptor>
302{
303 LstmQueueDescriptor()
304 : m_InputToInputWeights(nullptr)
305 , m_InputToForgetWeights(nullptr)
306 , m_InputToCellWeights(nullptr)
307 , m_InputToOutputWeights(nullptr)
308 , m_RecurrentToInputWeights(nullptr)
309 , m_RecurrentToForgetWeights(nullptr)
310 , m_RecurrentToCellWeights(nullptr)
311 , m_RecurrentToOutputWeights(nullptr)
312 , m_CellToInputWeights(nullptr)
313 , m_CellToForgetWeights(nullptr)
314 , m_CellToOutputWeights(nullptr)
315 , m_InputGateBias(nullptr)
316 , m_ForgetGateBias(nullptr)
317 , m_CellBias(nullptr)
318 , m_OutputGateBias(nullptr)
319 , m_ProjectionWeights(nullptr)
320 , m_ProjectionBias(nullptr)
321 {
322 }
323
324 const ConstCpuTensorHandle* m_InputToInputWeights;
325 const ConstCpuTensorHandle* m_InputToForgetWeights;
326 const ConstCpuTensorHandle* m_InputToCellWeights;
327 const ConstCpuTensorHandle* m_InputToOutputWeights;
328 const ConstCpuTensorHandle* m_RecurrentToInputWeights;
329 const ConstCpuTensorHandle* m_RecurrentToForgetWeights;
330 const ConstCpuTensorHandle* m_RecurrentToCellWeights;
331 const ConstCpuTensorHandle* m_RecurrentToOutputWeights;
332 const ConstCpuTensorHandle* m_CellToInputWeights;
333 const ConstCpuTensorHandle* m_CellToForgetWeights;
334 const ConstCpuTensorHandle* m_CellToOutputWeights;
335 const ConstCpuTensorHandle* m_InputGateBias;
336 const ConstCpuTensorHandle* m_ForgetGateBias;
337 const ConstCpuTensorHandle* m_CellBias;
338 const ConstCpuTensorHandle* m_OutputGateBias;
339 const ConstCpuTensorHandle* m_ProjectionWeights;
340 const ConstCpuTensorHandle* m_ProjectionBias;
341
342 void Validate(const WorkloadInfo& workloadInfo) const;
343};
344
345struct ConvertFp16ToFp32QueueDescriptor : QueueDescriptor
346{
347 void Validate(const WorkloadInfo& workloadInfo) const;
348};
349
350struct ConvertFp32ToFp16QueueDescriptor : QueueDescriptor
351{
352 void Validate(const WorkloadInfo& workloadInfo) const;
353};
354
Éanna Ó Catháin4e1e1362018-11-12 11:36:34 +0000355struct BatchToSpaceNdQueueDescriptor : QueueDescriptorWithParameters<BatchToSpaceNdDescriptor>
356{
357 void Validate(const WorkloadInfo& workloadInfo) const;
358};
Conor Kennedy430b5d82018-11-14 15:28:28 +0000359
360struct StridedSliceQueueDescriptor : QueueDescriptorWithParameters<StridedSliceDescriptor>
361{
362 void Validate(const WorkloadInfo& workloadInfo) const;
363};
364
Éanna Ó Catháin20e58802018-12-04 10:29:06 +0000365// Minimum layer workload data.
kevmay0190539692018-11-29 08:40:19 +0000366struct MinimumQueueDescriptor : QueueDescriptor
367{
368 void Validate(const WorkloadInfo& workloadInfo) const;
369};
370
Matteo Martincigh59a950c2018-12-13 12:48:25 +0000371struct GreaterQueueDescriptor : QueueDescriptor
372{
373 void Validate(const WorkloadInfo& workloadInfo) const;
374};
375
Nattapat Chaimanowongac5aa1f2018-12-05 15:17:18 +0000376struct DebugQueueDescriptor : QueueDescriptorWithParameters<DebugDescriptor>
Nattapat Chaimanowonga9a1cf12018-12-03 16:06:49 +0000377{
378 void Validate(const WorkloadInfo& workloadInfo) const;
379};
380
Mohamed Nour Abouelseouda1d3c6a2018-12-27 12:39:16 +0000381struct RsqrtQueueDescriptor : QueueDescriptor
382{
383 void Validate(const WorkloadInfo& workloadInfo) const;
384};
385
narpra01b89b05f2019-01-16 09:53:09 +0000386struct GatherQueueDescriptor : QueueDescriptor
387{
388 void Validate(const WorkloadInfo& workloadInfo) const;
389};
390
Matteo Martincigh49124022019-01-11 13:25:59 +0000391struct PreCompiledQueueDescriptor : QueueDescriptorWithParameters<PreCompiledDescriptor>
392{
393 PreCompiledQueueDescriptor()
394 : m_PreCompiledObject(nullptr)
395 {
396 }
397
398 std::shared_ptr<void> m_PreCompiledObject;
399
400 void Validate(const WorkloadInfo& workloadInfo) const;
401};
402
telsoa014fcda012018-03-09 14:13:49 +0000403} //namespace armnn