Pablo Tello | eb82fd2 | 2018-02-23 13:43:50 +0000 | [diff] [blame] | 1 | /* |
| 2 | * Copyright (c) 2017-2018 ARM Limited. |
| 3 | * |
| 4 | * SPDX-License-Identifier: MIT |
| 5 | * |
| 6 | * Permission is hereby granted, free of charge, to any person obtaining a copy |
| 7 | * of this software and associated documentation files (the "Software"), to |
| 8 | * deal in the Software without restriction, including without limitation the |
| 9 | * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or |
| 10 | * sell copies of the Software, and to permit persons to whom the Software is |
| 11 | * furnished to do so, subject to the following conditions: |
| 12 | * |
| 13 | * The above copyright notice and this permission notice shall be included in all |
| 14 | * copies or substantial portions of the Software. |
| 15 | * |
| 16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
| 17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
| 18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE |
| 19 | * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER |
| 20 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, |
| 21 | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE |
| 22 | * SOFTWARE. |
| 23 | */ |
| 24 | #pragma once |
| 25 | |
Pablo Tello | 99ef840 | 2018-03-20 16:46:55 +0000 | [diff] [blame] | 26 | #if defined(__aarch64__) && defined(__ARM_FP16_ARGS) |
Pablo Tello | eb82fd2 | 2018-02-23 13:43:50 +0000 | [diff] [blame] | 27 | |
| 28 | #include "transpose_interleave_common.hpp" |
| 29 | |
| 30 | template <> |
Anthony Barbier | 5f70773 | 2018-07-03 16:22:02 +0100 | [diff] [blame] | 31 | inline void TransposeInterleaveCommon<12, __fp16, float>::moveblock_1x1(const __fp16 *&in0, float *out) { |
| 32 | __asm __volatile ( |
Pablo Tello | eb82fd2 | 2018-02-23 13:43:50 +0000 | [diff] [blame] | 33 | "LDR q0, [%[in0]], #16\n" |
Anthony Barbier | 5f70773 | 2018-07-03 16:22:02 +0100 | [diff] [blame] | 34 | "FCVTL2 v1.4s, v0.8h\n" |
| 35 | "FCVTL v0.4s, v0.4h\n" |
Pablo Tello | eb82fd2 | 2018-02-23 13:43:50 +0000 | [diff] [blame] | 36 | "STP q0, q1, [%[out]]\n" |
Anthony Barbier | 5f70773 | 2018-07-03 16:22:02 +0100 | [diff] [blame] | 37 | ASM_PREFETCH("[%[in0], #192]") |
| 38 | "LDR d2, [%[in0]], #8\n" |
| 39 | "FCVTL v2.4s, v2.4h\n" |
| 40 | "STR q2, [%[out], #32]\n" |
| 41 | : [in0] "+r" (in0), [out] "+r" (out) |
| 42 | : |
| 43 | : "v0", "v1", "v2", "memory" |
| 44 | ); |
| 45 | } |
Pablo Tello | eb82fd2 | 2018-02-23 13:43:50 +0000 | [diff] [blame] | 46 | |
Anthony Barbier | 5f70773 | 2018-07-03 16:22:02 +0100 | [diff] [blame] | 47 | template <> |
| 48 | inline void TransposeInterleaveCommon<12, __fp16, float>::moveblock_1x2(const __fp16 *&in0, const __fp16 *&in1, float *out) { |
| 49 | __asm __volatile ( |
| 50 | "LDR q0, [%[in0]], #16\n" |
| 51 | "FCVTL2 v1.4s, v0.8h\n" |
| 52 | "FCVTL v0.4s, v0.4h\n" |
| 53 | "STP q0, q1, [%[out]]\n" |
| 54 | ASM_PREFETCH("[%[in0], #192]") |
| 55 | "LDR d2, [%[in0]], #8\n" |
| 56 | "FCVTL v2.4s, v2.4h\n" |
| 57 | "LDR q3, [%[in1]], #16\n" |
| 58 | "FCVTL2 v4.4s, v3.8h\n" |
| 59 | "FCVTL v3.4s, v3.4h\n" |
| 60 | "STP q2, q3, [%[out], #32]\n" |
| 61 | ASM_PREFETCH("[%[in1], #192]") |
| 62 | "LDR d5, [%[in1]], #16\n" |
| 63 | "FCVTL v5.4s, v5.4h\n" |
| 64 | "STP q4, q5, [%[out], #64]\n" |
| 65 | : [in0] "+r" (in0), [in1] "+r" (in1), [out] "+r" (out) |
| 66 | : |
| 67 | : "v0", "v1", "v2", "v3", "v4", "v5", "memory" |
| 68 | ); |
| 69 | } |
| 70 | |
| 71 | template <> |
| 72 | inline void TransposeInterleaveCommon<12, __fp16, float>::moveblock_1x4(const __fp16 *&in0, const __fp16 *&in1, const __fp16 *&in2, const __fp16 *&in3, float *out) { |
| 73 | __asm __volatile ( |
| 74 | "LDR q0, [%[in0]], #16\n" |
| 75 | "FCVTL2 v1.4s, v0.8h\n" |
| 76 | "FCVTL v0.4s, v0.4h\n" |
| 77 | "STP q0, q1, [%[out]]\n" |
| 78 | "LDR d2, [%[in0]], #8\n" |
| 79 | ASM_PREFETCH("[%[in0], #192]") |
| 80 | "FCVTL v2.4s, v2.4h\n" |
| 81 | "LDR q3, [%[in1]], #16\n" |
| 82 | "FCVTL2 v4.4s, v3.8h\n" |
| 83 | "FCVTL v3.4s, v3.4h\n" |
| 84 | "STP q2, q3, [%[out], #32]\n" |
| 85 | "LDR d5, [%[in1]], #8\n" |
| 86 | "FCVTL v5.4s, v5.4h\n" |
| 87 | ASM_PREFETCH("[%[in1], #192]") |
| 88 | "STP q4, q5, [%[out], #64]\n" |
| 89 | "LDR q6, [%[in2]], #16\n" |
| 90 | "FCVTL2 v7.4s, v6.8h\n" |
| 91 | "FCVTL v6.4s, v6.4h\n" |
| 92 | "STP q6, q7, [%[out], #96]\n" |
| 93 | "LDR d8, [%[in2]], #8\n" |
| 94 | "FCVTL v8.4s, v8.4h\n" |
| 95 | ASM_PREFETCH("[%[in2], #192]") |
| 96 | "LDR q9, [%[in3]], #16\n" |
| 97 | "FCVTL2 v10.4s, v9.8h\n" |
| 98 | "FCVTL v9.4s, v9.4h\n" |
| 99 | "STP q8, q9, [%[out], #128]\n" |
| 100 | "LDR d11, [%[in3]], #8\n" |
| 101 | "FCVTL v11.4s, v11.4h\n" |
| 102 | "STP q10, q11, [%[out], #160]\n" |
| 103 | ASM_PREFETCH("[%[in3], #192]") |
| 104 | |
| 105 | : [in0] "+r" (in0), [in1] "+r" (in1), [in2] "+r" (in2), [in3] "+r" (in3), [out] "+r" (out) |
| 106 | : |
| 107 | : "v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7", "v8", "v9", "v10", "v11", "memory" |
| 108 | ); |
Pablo Tello | eb82fd2 | 2018-02-23 13:43:50 +0000 | [diff] [blame] | 109 | } |
| 110 | |
| 111 | template <> |
| 112 | template <> |
David Mansell | d93991e | 2018-07-06 14:52:52 +0100 | [diff] [blame] | 113 | inline void TransformImpl<12, 1, true, 4, 2, false>::Transform( |
Anthony Barbier | 5f70773 | 2018-07-03 16:22:02 +0100 | [diff] [blame] | 114 | float* out, const __fp16* const in, const int stride, |
| 115 | const int x0, const int xmax, const int k0, const int kmax |
| 116 | ) { |
| 117 | TransposeInterleaveCommon<12, __fp16, float>::Transform(out, in, stride, x0, xmax, k0, kmax); |
Pablo Tello | eb82fd2 | 2018-02-23 13:43:50 +0000 | [diff] [blame] | 118 | } |
| 119 | |
Pablo Tello | 99ef840 | 2018-03-20 16:46:55 +0000 | [diff] [blame] | 120 | #endif // __aarch64__ && __ARM_FP16_ARGS |