blob: b592a2191b7cb07937881a9e6ac4bc290e2f4b21 [file] [log] [blame]
Sheri Zhang1efed922021-03-10 22:43:38 +00001/*
2 * Copyright (c) 2017-2021 Arm Limited.
3 *
4 * SPDX-License-Identifier: MIT
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to
8 * deal in the Software without restriction, including without limitation the
9 * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
10 * sell copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in all
14 * copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
19 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
22 * SOFTWARE.
23 */
Manuel Bottinib4bb6a02021-05-24 16:01:32 +010024#ifndef ARM_COMPUTE_CL_DIRECT_CONV2D_KERNEL_H
25#define ARM_COMPUTE_CL_DIRECT_CONV2D_KERNEL_H
Sheri Zhang1efed922021-03-10 22:43:38 +000026
27#include "src/core/common/Macros.h"
28#include "src/core/gpu/cl/ClCompileContext.h"
29#include "src/core/gpu/cl/IClKernel.h"
30
31namespace arm_compute
32{
33namespace opencl
34{
35namespace kernels
36{
Georgios Pinitas9fc3be62021-05-29 04:01:51 +010037/** Interface for the direct convolution kernel. */
Manuel Bottinib4bb6a02021-05-24 16:01:32 +010038class ClDirectConv2dKernel : public IClKernel
Sheri Zhang1efed922021-03-10 22:43:38 +000039{
40public:
Giorgio Arena4a95bba2021-06-28 11:00:27 +010041 ClDirectConv2dKernel();
Manuel Bottinib4bb6a02021-05-24 16:01:32 +010042 ARM_COMPUTE_DISALLOW_COPY_ALLOW_MOVE(ClDirectConv2dKernel);
Sheri Zhang1efed922021-03-10 22:43:38 +000043 /** Set the src, weights, biases and dst tensors info.
44 *
45 * @note: Due to set_valid_region(), thus src/weights/biases cannot be const. Need to change this once the set_valid_region() is removed.
46 *
47 * @note: DirectConvolution only works in the following configurations:
48 * 1x1 convolution with stride_x = 1/2/3, stride_y = 1/2/3
49 * 3x3 convolution with stride_x = 1/2, stride_y = 1/2
50 * 5x5 convolution with stride_x = 1/2, stride_y = 1/2
51 * 9x9 convolution with stride_x = 1/2, stride_y = 1/2
52 *
53 * @param[in] compile_context The compile context to be used.
54 * @param[in] src The src tensor info to convolve. 3 lower dimensions represent a single src [width, height, IFM],
55 * while every optional dimension from 4 and above represent a batch of inputs. Data types supported: QASYMM8_SIGNED/QASYMM8/F16/F32.
56 * @param[in] weights Weights tensor info. Weights are 4D tensor with dimensions [kernel_x, kernel_y, IFM, OFM].
57 * The 3rd dimension must be the same as the src's volume 3rd dimension.
58 * Data type supported:Same as @p src.
59 * @param[in] biases Biases tensor info. Biases are 1D tensor with dimension [OFM].
60 * Data type supported: Should match @p src data type, except for src of QASYMM8 and QASYMM8_SIGNED type where biases should be of S32 type
61 * @param[out] dst Output tensor info.
62 * The 3rd dimensions must be equal to the 4th dimension of the @p kernels tensor. Data types supported: Same as @p src.
63 * @param[in] conv_info Contains padding and stride information described in @ref PadStrideInfo.
Georgios Pinitas9fc3be62021-05-29 04:01:51 +010064 * @param[in] act_info Contains activaton information described in @ref ActivationLayerInfo.
Sheri Zhang1efed922021-03-10 22:43:38 +000065 */
Georgios Pinitas9fc3be62021-05-29 04:01:51 +010066 void configure(const CLCompileContext &compile_context, ITensorInfo *src, ITensorInfo *weights, ITensorInfo *biases, ITensorInfo *dst,
67 const PadStrideInfo &conv_info, const ActivationLayerInfo &act_info);
Manuel Bottinib4bb6a02021-05-24 16:01:32 +010068 /** Static function to check if given info will lead to a valid configuration
Sheri Zhang1efed922021-03-10 22:43:38 +000069 *
Manuel Bottinib4bb6a02021-05-24 16:01:32 +010070 * Similar to ClDirectConv2dKernel::configure()
Sheri Zhang1efed922021-03-10 22:43:38 +000071 *
72 * @return a status
73 */
Georgios Pinitas9fc3be62021-05-29 04:01:51 +010074 static Status validate(const ITensorInfo *src, const ITensorInfo *weights, const ITensorInfo *biases, const ITensorInfo *dst,
75 const PadStrideInfo &conv_info, const ActivationLayerInfo &act_info, const GPUTarget target);
Sheri Zhang1efed922021-03-10 22:43:38 +000076
77 // Inherited methods overridden:
78 void run_op(ITensorPack &tensors, const Window &window, cl::CommandQueue &queue) override;
79 BorderSize border_size() const override;
80
81public:
82 DataLayout _data_layout{};
83 BorderSize _border_size{};
84 PadStrideInfo _conv_info{};
85};
86} // namespace kernels
87} // namespace opencl
88} // namespace arm_compute
Manuel Bottinib4bb6a02021-05-24 16:01:32 +010089#endif /*ARM_COMPUTE_CL_DIRECT_CONV2D_KERNEL_H */